skip to main content
research-article

A Desktop Computer with a Reconfigurable Pentium®

Published:17 March 2008Publication History
Skip Abstract Section

Abstract

Advancements in reconfigurable technologies, specifically FPGAs, have yielded faster, more power-efficient reconfigurable devices with enormous capacities. In our work, we provide testament to the impressive capacity of recent FPGAs by hosting a complete Pentium® in a single FPGA chip. In addition we demonstrate how FPGAs can be used for microprocessor design space exploration while overcoming the tension between simulation speed, model accuracy, and model completeness found in traditional software simulator environments. Specifically, we perform preliminary experimentation/prototyping with an original Socket 7 based desktop processor system with typical hardware peripherals running modern operating systems such as Fedora Core 4 and Windows XP; however we have inserted a Xilinx Virtex-4 in place of the processor that should sit in the motherboard and have used the Virtex-4 to host a complete version of the Pentium® microprocessor (which consumes less than half its resources). We can therefore apply architectural changes to the processor and evaluate their effects on the complete desktop system. We use this FPGA-based emulation system to conduct preliminary architectural experiments including growing the branch target buffer and the level 1 caches. In addition, we experimented with interfacing hardware accelerators such as DES and AES engines which resulted in a 27x speedup.

References

  1. Biswas, P., Banerjee, S., Dutt, N., Ienne, P., and Pozzi, L. 2006. Performance and energy benefits of instruction set extensions in an FPGA soft core. In Proceedings of the IEEE International Conference on VLSI Design (VLSID). IEEE Computer Society Press, Los Alamitos, CA. Google ScholarGoogle ScholarDigital LibraryDigital Library
  2. Burger, D., Austin, T. M., and Bennett, S. 1996. Evaluating future microprocessors: The simplescalar tool set. Tech. Rep. CS-TR-1996-1308.Google ScholarGoogle Scholar
  3. Butler, T. R. 2006. http://bochs.sourceforge.net/doc/docbook/user/bochsrc.html.Google ScholarGoogle Scholar
  4. Cadence. 1998. Cadence Incisive Palladium. http://www.cadence.com/quickturn/.Google ScholarGoogle Scholar
  5. Chiou, D., Sunjeliwala, H., Sunwoo, D., Xu, J., and Patil, N. 2006. FPGA-based fast, cycle-accurate, full-system simulators. In Proceedings of the Workshop on Architecture Research using FPGA Platforms in the 12th International Symposium on High-Performance Computer Architecture.Google ScholarGoogle Scholar
  6. Ellsworth, J. 2007. C One. http://c64upgra.de/c-one/.Google ScholarGoogle Scholar
  7. Gaisler, G. 2003. LEON SPARC. http://www.gaisler.com.Google ScholarGoogle Scholar
  8. Gibeling, G., Schultz, A., and Asanovic, K. 2006. The RAMP architecture and description language. In Proceedings of the Workshop on Architecture Research using FPGA Platforms in the 12th International Symposium on High-Performance Computer Architecture (Austin, TX).Google ScholarGoogle Scholar
  9. Gibeling, G. and Wawrzynek, J. 2006. A Universal Processor for RAMP. Tech. Rep. http://ramp.eecs.berkeley.edu/index.php?publications.Google ScholarGoogle Scholar
  10. Granboulan, L. 2000. AES Timings of the Best Known Implementations. http://www.di.ens.fr/~granboul/recherche/AES/timings.html.Google ScholarGoogle Scholar
  11. Gray, J. 2000. Designing a simple FPGA-optimized RISC CPU and system-on-a-chip. http://fpgacpu.org/papers/soc-gr0040-paper.pdf.Google ScholarGoogle Scholar
  12. HIFN, Inc. 2006. 4450 HIPP III Storage Security Processor. HIFN, Inc.Google ScholarGoogle Scholar
  13. Intel Corporation 1997. The Pentium Datasheet. Intel Corporation, http://www.intel.com/support/processors/pentium/Google ScholarGoogle Scholar
  14. Jones, P., Padmanabhan, S., Rymarz, D., Maschmeyer, J., Schuehler, D. V., Lockwood, J. W., and Cytron, R. K. 2004. Liquid architecture. In Proceedings of the International Parallel and Distributed Processing Symposium: Workshop on Next Generation Software.Google ScholarGoogle Scholar
  15. Kasper, J. Krashinksy, R., Batten, C., and Asanovic, K. 2005. A parameterizable FPGA prototype of a vector-thread processor. In Proceedings of the Workshop on Architecture Research using FPGA Platforms in the 11th International Symposium on High-Performance Computer Architecture.Google ScholarGoogle Scholar
  16. Kozyrakis, C. and Olukotun, K. 2005. ATLAS: A Scalable Emulator for Transactional Parallel Systems. In Proceedings of the Workshop on Architecture Research using FPGA Platforms in the 11th International Symposium on High-Performance Computer Architecture.Google ScholarGoogle Scholar
  17. Kuon, I. and Rose, J. 2006. Measuring the gap between FPGAs and ASICs. In Proceedings of the 2006 International Symposium on Field-Programmable Gate Arrays. ACM, New York. Google ScholarGoogle ScholarDigital LibraryDigital Library
  18. Lu, S.-L. L., Nurvitadhi, E. Hong, J., and Larsen, S. 2005. Memory subsystem performance evaluation with FPGA based emulators. In Proceedings of the Workshop on Architecture Research using FPGA Platforms in the 11th International Symposium on High-Performance Computer Architecture.Google ScholarGoogle Scholar
  19. Lu, S.-L. L., Yiannacouras, P., Kassa, R. Konow, M., and Suh, T. 2007. An FPGA-based Pentium® in a complete desktop system. In FPGA '07: Proceedings of the 2007 ACM/SIGDA 15th International Symposium on Field Programmable Gate Arrays. ACM, New York, 53--59. Google ScholarGoogle ScholarDigital LibraryDigital Library
  20. Magnusson, P. S. 2002. Simics: A full system simulation platform. IEEE Comput. 35, 2, 50--58. Google ScholarGoogle ScholarDigital LibraryDigital Library
  21. Opencores. 2007. Opencores.org. http://www.opencores.org.Google ScholarGoogle Scholar
  22. Rosenblum, M., Herrod, S. A., Witchel, E., and Gupta, A.. Complete computer system simulation: The SimOS approach. IEEE Parall. Distrib. Tech.: Syst. Applic. 3, 4 (Winter), 34--43. Google ScholarGoogle ScholarDigital LibraryDigital Library
  23. Sheldon, D., Kumar, R., Lysecky, R., Vahid, F., and Tullsen, D. M. 2006. Application-specific customization of parameterized FPGA soft-core processors. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD). ACM, New York. Google ScholarGoogle ScholarDigital LibraryDigital Library
  24. Sun Microsystems 2006. OpenSPARC. Sun Microsystems, http://opensparc.sunsource.net/.Google ScholarGoogle Scholar
  25. Tensilica 1997. Xtensa Tensilica, http://www.tensilica.com.Google ScholarGoogle Scholar
  26. WARFP. 2005. Workshop on Architecture Research using FPGA Platforms. International Symposium on High-Performance Computer Architecture (San Francisco, CA).Google ScholarGoogle Scholar
  27. Wunderlich, R. and Hoe, J. C. 2004. In-system FPGA prototyping of an itanium microarchitecture. In Proceedings of the International Conference on Computer Design (ICCD). Google ScholarGoogle ScholarDigital LibraryDigital Library
  28. Wunderlich, R. E., Wenisch, T. F., Falsafi, B., and Hoe, J. C. 2004. An evaluation of stratified sampling of microarchitecture simulations. In Proceedings of the 3rd Annual Workshop on Duplicating, Deconstructing, and Debunking (ISCA-31).Google ScholarGoogle Scholar
  29. Yiannacouras, P., Steffan, J. G., and Rose, J. 2006. Application-specific customization of soft processor microarchitecture. In FPGA '06: Proceedings of the 2006 International Symposium on Field-Programmable Gate Arrays. ACM, New York. Google ScholarGoogle ScholarDigital LibraryDigital Library

Index Terms

  1. A Desktop Computer with a Reconfigurable Pentium®

      Recommendations

      Comments

      Login options

      Check if you have access through your login credentials or your institution to get full access on this article.

      Sign in

      Full Access

      PDF Format

      View or Download as a PDF file.

      PDF

      eReader

      View online with eReader.

      eReader
      About Cookies On This Site

      We use cookies to ensure that we give you the best experience on our website.

      Learn more

      Got it!