Abstract
Computer architecture classes do not provide students with laboratory experience in the design of instruction set architectures. Projects that compare designs have not been possible due to a lack of support software. The design and evaluation of a new instruction set requires an assembler, a symbolic debugger, and a statistics gatherer. Every new instruction set requires changes to all three programs. It would be unrealistic to expect that either students or instructor would (re)write such software in order to evaluate each new design.
A new, flexible software package called the Instruction Set Testbed (IST) provides for the comparison of instruction set architectures without writing any of the support software. IST's table-driven assembler uses a student-supplied architecture definition to assemble programs. IST's interactive debugger and a statistics gatherer also have access to the architecture definition. This allows symbolic debugging of the assembly language programs and automatic histogramming of instruction usage in the student-defined architecture.
IST has been used in both undergraduate and graduate architecture classes to investigate such topics as orthogonality, choice and number of operands, addressing modes, and RISC philosophy.
- Car87 Carlson, David. Simulatated Microprogramming in the Classroom. SIGCSE Bulletin 19 (4):60--63, December 1987. Google Scholar
Digital Library
- Don87 Donaldson, John. MicMac: A Microprogram Simulator for Courses in Computer Organization. Eighteenth SIGCSE Technical Symposium on Computer Science Education February, 1987, pp. 428-431. Google Scholar
Digital Library
- Dun89 Dunworth, Alan and Viriya Upatising. UMAC: A Simulated Microprogrammable Teaching Aid. SIGCSE Bulletin 21 (3):39-43, September 1989. Google Scholar
Digital Library
- Har88 Harris, J. Archer. A Microprogramming Project for a Course in Computer Systems. SIGCSE Bulletin 20 (2):43-49, June 1988. Google Scholar
Digital Library
- Moo83 Moore, Freeman. Teaching Microcode Principles. Fourteenth SIGCSE Technical Symposium on Computer Science Educa~lion February, 1983, pp. 112-115. Google Scholar
Digital Library
- Par84 Parker, J. R., and K. Becket. A Microprogramming Simulator for instructional Use. Fifteenth SIGCSE Technical Symposium on Computer Science Education February, 1984, pp. 69-75. Google Scholar
Digital Library
- San89 Sanchez, Eduardo. A Microprograraming Teaching Environment Using the Macintosh Computer. Sigmicro Newsletter 20 (3):148- 155, August 1989. Google Scholar
Digital Library
- Say88 Sayers, Jerry, and David Martin. A Hypothetical Computer to Simulate Microprogramming and Conventional Machine Language. SIGCSE Bulletin 20 (4):43-49, December 1988. Google Scholar
Digital Library
- Tan90 Tanenbaum, Andrew. Structured Computer Organization. Prentice Hall, 1990. Google Scholar
Digital Library
- Yen86 Yen, Ruey-Fong and Yongmin Kim. Development and Implementation of an Educational Simulator Software Package for a Specific Microprogramming Architecture. IEEE Transactions on Software E-29 (1):1-11, February 1986.Google Scholar
Digital Library
Index Terms
Providing a laboratory for instruction set design
Recommendations
Providing a laboratory for instruction set design
SIGCSE '92: Proceedings of the twenty-third SIGCSE technical symposium on Computer science educationComputer architecture classes do not provide students with laboratory experience in the design of instruction set architectures. Projects that compare designs have not been possible due to a lack of support software. The design and evaluation of a new ...
Automatic custom instruction identification for application-specific instruction set processors
The application-specific instruction set processors (ASIPs) have received more and more attention in recent years. ASIPs make trade-offs between flexibility and performance by extending the base instruction set of a general-purpose processor with custom ...
Increasing the instruction fetch rate via block-structured instruction set architectures
MICRO 29: Proceedings of the 29th annual ACM/IEEE international symposium on MicroarchitectureTo exploit larger amounts of instruction level parallelism, processors are being built with wider issue widths and larger numbers of functional units. Instruction fetch rate must also be increased in order to effectively exploit the performance ...






Comments