ABSTRACT
We present a cryptography-oriented reconfigurable array called CryptoRA that efficiently supports very long-integer addition and subtraction. We first describe the CryptoRA architecture and show that extending the dedicated carry chains of modern FPGAs over the orthogonal direction, followed by merging two FPGA columns to create computing tiles that support both generate and propagate signals of a carry-lookahead network, provides a reduction in operation latency. Then, we show that splitting a tile's Look-Up Table into two halves provides additional benefits in terms of latency and flexibility in using the dedicated generate and propagate chains. According to our estimations, long-integer addition widely used in cryptography is more than 22% faster on CryptoRA than on Virtex-II Pro FPGA. This improvement has a large positive impact on implementing cryptography applications in embedded environments.
- Altera Corporation, http://www.altera.com/.Google Scholar
- Altera Corporation, Stratix Device Handbook. Altera Corporation, San Jose, California, January 2006.Google Scholar
- Thomas Blum and Christof Paar. Montgomery Modular Exponentiation on Reconfigurable Hardware. In Proceedings of the 14th Symposium on Computer Arithmetic, pp. 70--77, Adelaide, Australia, April 1999. Google Scholar
Digital Library
- Duncan A. Buell and Kenneth L. Pocek. Custom Computing Machines: An Introduction. Journal of Supercomputing, 9(3):219--230, 1995. Google Scholar
Digital Library
- Canadian Microelectronics Corporation (CMC Microsystems). http://www.cmc.ca/.Google Scholar
- Katherine Compton and Scott A. Hauck. Reconfigurable Computing: A Survey of Systems and Software. ACM Computing Surveys (CSUR), 34(2):171--210, June 2002. Google Scholar
Digital Library
- Andre DeHon. Reconfigurable Architectures for General--Purpose Computing. A.I. 1586, Massachusetts Inst. of Technology, Cambridge, Massachusetts, October 1996. Google Scholar
Digital Library
- Andre DeHon. Balancing interconnect and computation in a reconfigurable computing array (or, why you don't really want 100% LUT utilization). In 7th ACM/SIGDA Intl Symp. on FPGAs, pp. 69--78, Monterey, California, February 1999. Google Scholar
Digital Library
- Andre DeHon. The Density Advantage of Configurable Computing. IEEE Computer, 33(4):41--49, April 2000. Google Scholar
Digital Library
- Milos D. Ercegovac and Tomas Lang. Digital Arithmetic. Morgan Kaufmann, 2003.Google Scholar
- James Goodman and Anantha P. Chandrakasan. An Energy--Efficient IEEE 1363--based Reconfigurable Public--KeyGoogle Scholar
- Cryptography Processor. In The IEEE Intl. Solid--State Circuits Conf., pp. 330--331, 461--462, San Francisco, California, February 2001.Google Scholar
- James Goodman and Anantha P. Chandrakasan. An Energy--Efficient Reconfigurable Public--Key Cryptography Processor. IEEE J. Solid--State Circuits, 36(11):1808--1820, November 2001.Google Scholar
Cross Ref
- Darrel Hankerson, Alfred Menezes, and Scott Vanstone. Guide to Elliptic Curve Cryptography. Springer--Verlag, 2003. Google Scholar
Digital Library
- Scott A. Hauck, Matthew M. Hosler, and Thomas W. Fry. High-performance carry chains for FPGA's. IEEE Tran. VLSI Systems, 8(2):138--147, April 2000. Google Scholar
Digital Library
- Scott A. Hauck. The Roles of FPGA's in Reprogrammable Systems. Proc. IEEE, 86(4):615--638, April 1998.Google Scholar
Cross Ref
- Gerry Kane and Joseph Heinrich. MIPS RISC Architecture. Prentice-Hall, 2nd edition, September 1991. Google Scholar
Digital Library
- Neal Koblitz. Elliptic curve cryptosystem. In Mathematics of Computation, number 48, April 1987.Google Scholar
- Ruby B. Lee, Zhijie Shi, and Xiao Yang. Efficient Permutation Instructions for Fast Software Cryptography. IEEE Micro, 21(6):56--69, November--December 2001. Google Scholar
Digital Library
- Scott Miller, Mihai Sima, and Michael McGuire. Alternatives in Designing Level-Restoring Buffers for Interconnection Networks in Field-Programmable Gate Arrays. Proc. 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools, pp. 138--146, Lubeck, Germany, August 2007. Google Scholar
Digital Library
- Peter L. Montgomery. Modular multiplication without trial division. In Mathematics of Computation, vol. 44, April 1985.Google Scholar
Cross Ref
- Behrooz Parhami. Computer Arithmetic: Algorithms and Hardware Designs. Oxford University Press, 2000. Google Scholar
Digital Library
- Ron L. Rivest, Adi Shamir, and Leonard Adleman. A method for obtaining digital signatures and public--key cryptosystems. Communications of the ACM, 21(2):120--126, February 1978. Google Scholar
Digital Library
- Michael Rosing. Implementing Elliptic Curve Cryptography. Manning Publications Co., 1999. Google Scholar
Digital Library
- Akashi Satoh, Y. Kobayashi, H. Niijima, Nobuyuki Ooba, Seiji Munetoh, and S. Sone. A High--Speed Small RSA Encryption LSI with Low Power Dissipation. Proc. First Intl. Workshop on Information Security (ISW'97), Tatsunokuchi, Ishikawa, Japan, September 1997, volume 1396 of Lecture Notes in Computer Science, pp. 174--187, Springer, Berlin. Google Scholar
Digital Library
- David Seal. ARM Architecture Reference Manual. Addison--Wesley, 2nd edition, December 2000. Google Scholar
Digital Library
- Shamus Software Ltd. Multiprecision Integer and Rational Arithmetic C/C++ Library (MIRACL), 2005. http://www.shamus.ie.Google Scholar
- Douglas R. Stinson. Cryptography: Theory and Practice. Chapman & Hall/CRC, 3rd edition, 2005. Google Scholar
Digital Library
- Wade Trappe and Laurence C. Washington. Introduction to Cryptography with Coding Theory. Prentice-Hall, 2nd edition, 2006. Google Scholar
Digital Library
- Xilinx Corporation. Virtex--II Platform FPGAs: Complete Data Sheet. Data Sheet DS031, San Jose, California, November 2007.Google Scholar
- Xilinx Incorporated., http://www.xilinx.com/.Google Scholar
Index Terms
Reconfigurable solutions for very-long arithmetic with applications in cryptography
Recommendations
The Promise of High-Performance Reconfigurable Computing
Several high-performance computers now use field-programmable gate arrays as reconfigurable coprocessors. The authors describe the two major contemporary HPRC architectures and explore the pros and cons of each using representative applications from ...
Implementation of secure applications in self-reconfigurable systems
In a highly connected World, network security is a must even for embedded systems. However, cryptographic algorithms are computationally intensive and the processors used in FPGA-based embedded systems are known to have a modest performance. In fact, ...
A tightly coupled finite field arithmetic hardware in an FPGA-based embedded processor core for elliptic curve cryptography
This work presents the implementation of a tightly-coupled hardware architectural enhancement to the Altera FPGA-based Nios II embedded processor. The goal is to accelerate finite field arithmetic operations in the binary fields of F<SUB align=right&...





Comments