Safar Hatami
ABSTRACT
Statistical static timing analysis (SSTA) plays a key role in determining performance of the VLSI circuits implemented in state-of-the-art CMOS technology. A pre-requisite for employing SSTA is the characterization of the setup and hold times of the latches and flip-flops in the cell library. This paper presents a methodology to exploit the statistical codependence of the setup and hold times. The approach comprises of three steps. In the first step, probability mass function (pmf) of codependent setup and hold time (CSHT) contours are approximated with piecewise linear curves by considering the probability density functions of sources of variability. In the second step, pmf of the required setup and hold times for each flip-flop in the design are computed. Finally, these pmf values are used to compute the probability of individual flip-flops in the design passing the timing constraints and to report the overall pass probability of the flip-flops in the design as a histogram. We applied the proposed method to true single phase clocking flip-flops to generate the piecewise linear curves for CSHT. The characterized flip-flops were instantiated in an example design, on which timing verification was successfully performed.
- V. Vishvanathan, C.P. Ravikumar, and Vinod, Menezes, "Design Technology Challenges in the Sub-100 Nanometer Era," in the periodical of the VLSI society of India -- VLSI Vision vol. 1, no. 1, 2005.Google Scholar
- J. Singh, S. Sapatnekar, "Statistical timing analysis with correlated non-Gaussian parameters using independent component analysis," Proc. DAC, 2006. Google ScholarDigital Library
- H. Chang and S. Sapatnekar, "Statistical timing analysis under spatial correlations," IEEE Transaction on Computer--Aided Design of Integrated Circuits and Systems, vol. 24, no. 9, September, 2005. Google ScholarDigital Library
- E E. Salman, A. Dasdan, F. Taraporevala, K. Kucukcakar, and E.G. Friedman,"Exploiting setup---hold--time interdependence in static timing analysis," IEEE Transaction on Computer--Aided Design of Integrated Circuits and Systems, vol. 26, no. 6, June, 2007. Google ScholarDigital Library
- S. Srivastava and J. Roychowdhury, "Interdependent latch setup/hold time characterization via Euler--Newton curve tracing on state--transition equations," Proc. DAC, 2007. Google ScholarDigital Library
- A. Nardi, E. Tuncer, S. Naidu, A. Antonau, S. Gradinaru, T. Lin, J. Song, "Use of statistical timing analysis on real designs," Proc. DATE, 2007. Google ScholarDigital Library
- C. S. Amin, N. Menezes, K. Killpacks, F. Dartus, U. Choudhug, N. Hakims, and Y. I. Ismail, "Statistical static timing analysis: how simple can we get? ," proc. of DAC, 2005. Google ScholarDigital Library
- International technology roadmap for semiconductors. Semiconductor Industry Association, 2005, http://public.itrs/net/.Google Scholar
- S. Nassif, "Design for variability in DSM technologies," Proc. ISQED, 2000. Google ScholarDigital Library
Index Terms
Statistical timing analysis of flip-flops considering codependent setup and hold times
Recommendations
Statistical static timing analysis: how simple can we get?
DAC '05: Proceedings of the 42nd annual Design Automation ConferenceWith an increasing trend in the variation of the primary parameters affecting circuit performance, the need for statistical static timing analysis (SSTA) has been firmly established in the last few years. While it is generally accepted that a timing ...
Exploiting Setup–Hold-Time Interdependence in Static Timing Analysis
A methodology is proposed to exploit the interdependence between setup- and hold-time constraints in static timing analysis (STA). The methodology consists of two phases. The first phase includes the interdependent characterization of sequential cells, ...
Iterative timing analysis considering interdependency of setup and hold times
PATMOS'11: Proceedings of the 21st international conference on Integrated circuit and system design: power and timing modeling, optimization, and simulationThe interdependency of setup and hold times of flipflops in digital circuits needs to be considered in order to obtain more accurate results of timing analysis. In this paper, an iterative STA method is developed based on a new modeling of flipflop ...
Comments