skip to main content
research-article

An open-source HyperTransport core

Published:19 September 2008Publication History
Skip Abstract Section

Abstract

This article presents the design of a generic HyperTransport (HT) core. HyperTransport is a packet-based interconnect technology for low-latency, high-bandwidth point-to-point connections. It is specially optimized to achieve a very low latency. The core has been verified in system using an FPGA. This exhaustive verification and the generic design allow the mapping to both ASICs and FPGAs. The implementation described in this work supports a 16-bit link width, as used by Opteron processors. On a Xilinx Virtex-4 FX60, the core supports a link frequency of 400 MHz DDR and offers a maximum bidirectional bandwidth of 3.2GB/s. The in-system verification has been performed using a custom FPGA board that has been plugged into a HyperTransport extension connector (HTX) of a standard Opteron-based motherboard. HTX slots in Opteron-based motherboards allow very high-bandwidth, low-latency communication, since the HTX device is directly connected to one of the HyperTransport links of the processor. Performance analysis shows a unidirectional payload bandwidth of 1.4GB/s and a read latency of 180 ns. The HT core in combination with the HTX board is an ideal base for prototyping systems and implementing FPGA coprocessors. The HT core is available as open source.

References

  1. Advanced Micro Devices. 2006. AMD BIOS and kernel developer's guide for the AMD Athlon 64 and AMD Opteron processors, 26094, rev 3.3.Google ScholarGoogle Scholar
  2. Bees, D. and Holden B. 2004. HyperTransport reduces delays in some applications. http://www.eetimes.com/showArticle.jhtml?articleID=26100714.Google ScholarGoogle Scholar
  3. Castonguay, A. and Savaria, Y. 2005. A hypertransport chip-to-chip interconnect tunnel developed using systemC. In Proceedings of the 16th International Workshop on Rapid System Prototyping, Montreal, Canada. IEEE Computer Society, Washington, DC, 264--266. Google ScholarGoogle ScholarDigital LibraryDigital Library
  4. CELOXICA Ltd. 2006. Celoxica RCHTX-XV4 datasheet, version 1.0.Google ScholarGoogle Scholar
  5. Dickman, L., Lindahl, G. Olson, D. Rubin, J., and Broughton, J. 2005. PathScale InfiniPath: A first look Proceedings of the 13th Symposium on High Performance Interconnects (HOTI). IEEE Computer Society, Washington, DC, 163--165. Google ScholarGoogle ScholarDigital LibraryDigital Library
  6. DRC Computer. 2007. DRC RPU100-L60 datasheet.Google ScholarGoogle Scholar
  7. Fröning, H., Nüssle, M., Slogsnat, D., Litz, H., and Brüning, U. 2006. The HTX-Board: A rapid prototyping station. In Proceedings of the 3rd Annual FPGA World Conference, Stockholm, Sweden.Google ScholarGoogle Scholar
  8. Hong, J., Nurvitadhi, E., and Lu, S.-L. L. 2006. Design, implementation, and verification of active cache emulator (ACE). In Proceedings of the 14th International Symposium on Field Programmable Gate Arrays (FPGA). Monterey, CA. ACM, New York, NY, 63--72. Google ScholarGoogle ScholarDigital LibraryDigital Library
  9. HP. 2008. QuickSpecs HP ProLiant DL145 Generation 3 (G3), Datasheet, Version 16. h18004.www1.hp/com/products/quickspecs/12622-na/12622-na.pdf.Google ScholarGoogle Scholar
  10. HyperTransport Center of Excellence. 2008. HyperTransport Center of Excellence homepage. http://www.ra.informatik.uni-mannheim.de/coeht/.Google ScholarGoogle Scholar
  11. HyperTransport Technology Consortium. 2008. HP constrium. http://www.hypertransport.org/.Google ScholarGoogle Scholar
  12. HyperTransport Technology Consortium. 2005. HyperTransport I/O link specification revision 2.00b. Document HTC20031217--0036-0009. http://www.hypertransport.org/.Google ScholarGoogle Scholar
  13. HyperTransport Technology Consortium. 2006. HyperTransport I/O link specification revision 3.00. Document HTC20051222-0046-0008. http://www.hypertransport.org/.Google ScholarGoogle Scholar
  14. HyperTransport Technology Consortium. 2004. HyperTransport EATX motherboard/daughter- card specification. Document HTC2004105-0040-0011. findarticles.com/P/articles/mi_m0EIN/is_2004_Nov_9/ai_n6337625.Google ScholarGoogle Scholar
  15. HyperTransport Technology Consortium. 2005. The Future of High Performance Computing: Direct Low Latency Peripheral-to-CPU Connections: http://www.hpcsystems.com/pdf/The%20Future%20of%20HPC%20-%20Direct%20Low%20Latench%20Peripheral%20to%20CPU%20Connectivity.pdfGoogle ScholarGoogle Scholar
  16. IBM. 2007. IBM system x3455, datasheet. ftp://ftp.software.ibm.com/common/ssi/pm/sp/n/xsd02289usen/xsD02289USEN.PDF.Google ScholarGoogle Scholar
  17. Kuon, I. and Rose, J. 2006. Measuring the gap between FPGAs and ASICs. In Proceedings of the 14th International Symposium on Field Programmable Gate Arrays (FPGA), Monterey, CA. ACM, New York, NY, 21--30. Google ScholarGoogle ScholarDigital LibraryDigital Library
  18. LinuxBIOS. 2008. Coreboot homepage. http://www.linuxbios.org.Google ScholarGoogle Scholar
  19. Nüssle, M., Fröning, H., Giese, A., Litz, H., Slogsnat, D., and Brüning, B. 2007. A hypertransport based low-latency reconfigurable testbed for message-passing developments, two. In Proceeddings of the Workshop Kommunikation in Clusterrechnern und Clusterverbundsystemen (KiCC), Chemnitz, Germany.Google ScholarGoogle Scholar
  20. Schlansker, M., Chitlur, N., Oertli, E., Stillwell, P. M., Rankin, L., Bradeord, D., Carter, R. J., Mudigonda, J., Binkert, N., and Jouppi, N. P. 2007. High-Performance ethernet-based communications for future multi-core processors. In Proceedings of the Conference on Supercomputing (SC), Reno, NV. ACM, New York, 1--12. Google ScholarGoogle ScholarDigital LibraryDigital Library
  21. Suh, T., Lee, H.-H. S., Lu, S.-L., and Shen, J. 2006. Initial observations of hardware/software co-simulation using FPGA in architecture research. In Proceedings of the 2nd Workshop on Architecture Research Using FPGA Platforms, Austin.Google ScholarGoogle Scholar
  22. Tanabe, N., Yamamoto, J., Nishi, H., Kudoh, T., Hamada, Y., Nakajo, H., and Amano, H. 2000. MEMOnet: Network interface plugged into a memory slot. In Proceedings of the IEEE International Conference on Cluster Computing, Chemnitz Germany, 17--26.Google ScholarGoogle Scholar
  23. XILINX Corporation. 2004. HyperTransport Lite interface for Virtex-II FPGAs. Application Note, Document 1-800-255-7778.Google ScholarGoogle Scholar
  24. XTREMEDATA Inc. 2008. XtremeData XD1000 product brief. http://www.xtremedatainc.com/index.php?option=com_content&view=article&vid=106&ltemid=60.Google ScholarGoogle Scholar

Index Terms

  1. An open-source HyperTransport core

    Recommendations

    Comments

    Login options

    Check if you have access through your login credentials or your institution to get full access on this article.

    Sign in

    Full Access

    • Published in

      cover image ACM Transactions on Reconfigurable Technology and Systems
      ACM Transactions on Reconfigurable Technology and Systems  Volume 1, Issue 3
      September 2008
      135 pages
      ISSN:1936-7406
      EISSN:1936-7414
      DOI:10.1145/1391732
      Issue’s Table of Contents

      Copyright © 2008 ACM

      Publisher

      Association for Computing Machinery

      New York, NY, United States

      Publication History

      • Published: 19 September 2008
      • Revised: 1 April 2008
      • Accepted: 1 April 2008
      • Received: 1 May 2007
      Published in trets Volume 1, Issue 3

      Permissions

      Request permissions about this article.

      Request Permissions

      Check for updates

      Qualifiers

      • research-article
      • Research
      • Refereed

    PDF Format

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader
    About Cookies On This Site

    We use cookies to ensure that we give you the best experience on our website.

    Learn more

    Got it!