skip to main content
article
Free Access

On the instruction-level characteristics of scalar code in highly-vectorized scientific applications

Published:10 December 1992Publication History
First page image

References

  1. Aust92a T. M. Austin and G. S. Sohi, "Dynamic Dependency Analysis of Ordinary Programs," in The 19th Annual International Symposium on Computer Architecture, Gold Coast, Australia, May 1992. Google ScholarGoogle ScholarDigital LibraryDigital Library
  2. Blan92a G. Blanck and S. Kreuger, "The SuperSPARC Microprocessor," in Compcon92, Los Alamitos, CA, 1992. Google ScholarGoogle ScholarDigital LibraryDigital Library
  3. Butl91a M. Buffer, T. -Y. Yeh, Y. PaR, M. Alsup, H. Scales, and M. Shebanow, "Single Instruction Stream Parallelism Is Greater than Two," in The 18th Annual International Symposium on Computer Architecture, Toronto, Canada, May 1991. Google ScholarGoogle ScholarDigital LibraryDigital Library
  4. CRI88a CRI, "The CRAY Y-MP Series of Computer Systems," Cray Research Inc., Publication No. CCMP-0301, February 1988.Google ScholarGoogle Scholar
  5. Cybe90a G. Cybenko, L. Kipp, L. Pointer, and D. Kuck, "Supercomputer Performance Evaluation and the Perfect Benchmarks," in CSRD Report No. 965, University of Illinois, March 1990.Google ScholarGoogle Scholar
  6. Iino92a H. Iino, H. Takahashi, T. Sukemura, M. Kimura, K. Fujita, and S. Mori, "A 289MFLOPS Single-Chip Supercomputer," Proceedings International Solid-State Gircuits Conference, February 1992.Google ScholarGoogle Scholar
  7. Joup89a N. P. Jouppi and D. W. Wall, "Available Instruction-Level Parallelism for Superscalar and Superpipelined Machines," in ASPLOS-III, Boston, MA, April 1989. Google ScholarGoogle ScholarDigital LibraryDigital Library
  8. Joup89b N. P. louppi, "The Nonuniform Distribution of Instruction- Level and Machine Parallelism and its Effect on Performance," IEEE Transactions on Computers, vol. 38, December 1989. Google ScholarGoogle ScholarDigital LibraryDigital Library
  9. Manua Unix Programmer's Manual, "pixie command."Google ScholarGoogle Scholar
  10. McMa86a F. H. McMahon, The Livermore FORTRAN Kernels: A Computer Test of the Numerical Performance Range. Research Report: Lawrence Livermore Laboratories, December 1986.Google ScholarGoogle Scholar
  11. Nico84a A. Nicolau and J. A. Fisher, "Measuring the Parallelism Available for Very Long Instruction Work Architectures," IEEE Transactions on Computers, vol. C-33, November 1984.Google ScholarGoogle Scholar
  12. Oehl90a R. R. Oehler and R. D. Groves, "IBM RISC Syst~n/i/X)0 processor architecture," IBM Journal of Research and Development, vol. 34, January 1990. Google ScholarGoogle ScholarDigital LibraryDigital Library
  13. Okam91a F. Okamoto, Y. Hagihara, C. Ohkubo, N. Nishi, H. Yamada, and T. Enomoto, "A 200-MFLOPS 100-MHz 64-b BiCMOS Vector-Pipelined Processor (VPP) ULSI," IEEE Journal of Solid-State Circuits, December 1991.Google ScholarGoogle ScholarCross RefCross Ref
  14. Smit89a M. D. Smith, M. Johnson, and M. A. Horowitz, "Limits on Muhiple Instruction Issue," in Proc. ASPLOS-III, Boston, MA, April 1989. Google ScholarGoogle ScholarDigital LibraryDigital Library
  15. Sohi89a G. S. Sohi and S. Vajapeyam, "Tradeoffs in Instruction Format Design For Horizontal Architectures," in ASPLOS-IiI, Boston, MA, April 1989. Google ScholarGoogle ScholarDigital LibraryDigital Library
  16. Vaja91a S. Vajapeyam, "instmction-Level Characterization of the CRAY Y-MP Processor," Ph.D. Thesis (available as tr1086 via anonymous ftp from ftp.cs.wisc.edu), University of Wisconsin, Madison, WI, 199 I. Google ScholarGoogle ScholarDigital LibraryDigital Library
  17. Vaja91b S. Vajapeyam, G. S. Sohi, and W. -C. Hsu, "An Empirical Study of the CRAY Y-MP Processor using the PERFECT Club Benchmarks," in The 18th Annual International Symposium on Computer Architecture, Toronto, Canada, May 1991. Google ScholarGoogle ScholarDigital LibraryDigital Library
  18. Wall91a D. W. Wall, "Limits of Instruction-Level Parallelism," in ASPLOSJV, Santa Clam, CA, April 1991. Google ScholarGoogle ScholarDigital LibraryDigital Library

Index Terms

  1. On the instruction-level characteristics of scalar code in highly-vectorized scientific applications

                  Recommendations

                  Comments

                  Login options

                  Check if you have access through your login credentials or your institution to get full access on this article.

                  Sign in

                  Full Access

                  • Published in

                    cover image ACM SIGMICRO Newsletter
                    ACM SIGMICRO Newsletter  Volume 23, Issue 1-2
                    Dec. 1992
                    300 pages
                    ISSN:1050-916X
                    DOI:10.1145/144965
                    Issue’s Table of Contents
                    • cover image ACM Conferences
                      MICRO 25: Proceedings of the 25th annual international symposium on Microarchitecture
                      December 1992
                      301 pages
                      ISBN:0818631759

                    Copyright © 1992 Authors

                    Publisher

                    Association for Computing Machinery

                    New York, NY, United States

                    Publication History

                    • Published: 10 December 1992

                    Check for updates

                    Qualifiers

                    • article
                  • Article Metrics

                    • Downloads (Last 12 months)25
                    • Downloads (Last 6 weeks)5

                    Other Metrics

                  PDF Format

                  View or Download as a PDF file.

                  PDF

                  eReader

                  View online with eReader.

                  eReader
                  About Cookies On This Site

                  We use cookies to ensure that we give you the best experience on our website.

                  Learn more

                  Got it!