
- 1 G. 3. Cha/tin, "Register Allocation and Spilling Via Graph Coloring," Proceedings of tAe SIGPLAN '8~ $Timposium on Compiler Construction, SIGPLAN Notices, Vol. 17, no. 6 (June 1982), pp. 98-105. Google Scholar
Digital Library
- 2 M. D. Smith, M. S. Lain, and M. A. Horowitz, "Boosting Beyond Static Scheduling in a Superscalar Processor," Proceedings of the 17th Annual International Symposium on Computer Architecittre (May 1990), pp. 344-354. Google Scholar
Digital Library
Index Terms
Exploiting instruction-level parallelism with the conjugate register file scheme
Recommendations
Efficient Exploitation of Instruction-Level Parallelism for Superscalar Processors by the Conjugate Register File Scheme
This paper introduces a novel superscalar micro-architecture, called IAS-S, and its related software techniques. We treat two basic problems in superscalar machines. First, we seek a feasible hardware platform which allows the compiler to perform more ...
Converting thread-level parallelism to instruction-level parallelism via simultaneous multithreading
To achieve high performance, contemporary computer systems rely on two forms of parallelism: instruction-level parallelism (ILP) and thread-level parallelism (TLP). Wide-issue super-scalar processors exploit ILP by executing multiple instructions from a ...
Exploiting Java instruction/thread level parallelism with horizontal multithreading
Java bytecodes can be executed with the following three methods: a Java interpretor running on a particular machine interprets bytecodes; a Just-In-Time (JIT) compiler translates bytecodes to the native primitives of the particular machine and the ...






Comments