
- 1 M. Johnson, Superscalar Microprocessor Design, Englewood Cliff, New Jersey: Prentice Hall, 1991.Google Scholar
- 2 P. G. Emma, et. al., "Comprehensive Branch Prediction Mechanism for BC,' IBM Technical Disclosure Bulletin, Vol. 28, No. 5, pp. 2255-62, Oct. 1985.Google Scholar
- 3 M. D. Smith, M. Johnson, and M. A. Horowitz, ~Limits on Multiple Instruction Issue," Proc. of the 16th Annual Syrup. on Comp. Arch., pp. 290-302, June 1989. {*} AM29K and HighC29K are trademarks of Advanced Micro Devices, Inc. I960CA is trademark of Intel, Inc. M8gK is trademark of Motorola, Inc. Google Scholar
Digital Library
Index Terms
Limitation of superscalar microprocessor performance
Recommendations
The MIPS R10000 Superscalar Microprocessor
The Mips R10000 is a dynamic superscalar microprocessor that implements the 64-bit Mips-4 Instruction Set Architecture. It fetches and decodes four instructions per cycle and dynamically issues them to five fully pipelined low-latency execution units. ...
Performance Study of a Multithreaded Superscalar Microprocessor
HPCA '96: Proceedings of the 2nd IEEE Symposium on High-Performance Computer ArchitectureThis paper describes a technique for improving the performance of a superscalar processor through multithreading. The technique exploits the instruction-level parallelism available both inside each individual stream, and across streams. The former is ...
Efficient superscalar performance through boosting
The foremost goal of superscalar processor design is to increase performance through the exploitation of instruction-level parallelism (ILP). Previous studies have shown that speculative execution is required for high instruction per cycle (IPC) rates ...






Comments