skip to main content
article
Free Access

Executing compressed programs on an embedded RISC architecture

Published:10 December 1992Publication History
First page image

References

  1. Cate91 V. Cate and T. Gross, "Combining the Concepts of Compression and Caching for a Two-Level Filesystem", in Proc. Fourth International Conf. on Architectural Support for Programming Languages and Operating Systems, ACM, April 1991. Google ScholarGoogle ScholarDigital LibraryDigital Library
  2. Colwell87 R.P. Colwell, et al., "A VLIW Architecture for a Trace Scheduling Compiler", in proc. Second International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 180- 192, ACM., 1987. Google ScholarGoogle ScholarDigital LibraryDigital Library
  3. Ditzel87 D. Ditzel, H. R. McLellan, and A. D. Berenbaum, "The Hardware Architecture of the CRISP Microprocessor", Proc. of the 14th Syrup. Comp. Arch., iEEE Computer Society, June1987. Google ScholarGoogle ScholarDigital LibraryDigital Library
  4. Hennessy90 J. Hennessy and D. Patterson, Computer Architecture: A Quantitative Approach, Morgan-Kaufmann, 1990. Google ScholarGoogle ScholarDigital LibraryDigital Library
  5. Huffman52 D.A. Huffman, "A Method for the Construction of Minimum-Redundancy Codes", Proceedings of the IRE, Vol. 4D, pp. 1098-1101, Sept. 1952.Google ScholarGoogle ScholarCross RefCross Ref
  6. Intrater92 G. Intrader and I Spillinger, "Performance Evaluation of a Decoded instruction Cache for Variable instruction-Length Computers", Proc. of the 19th Syrup. Comp. Arch., IEEE Computer Society, May 1992. Google ScholarGoogle ScholarDigital LibraryDigital Library
  7. Kane92 G. Kane and J. Heinrich, MIPS RISC ARCHITECTURE, Prentice Hall, Englewood Cliffs, NJ, 1992. Google ScholarGoogle ScholarDigital LibraryDigital Library
  8. Mraz92 R. Mraz, "A RISC-Based Architecture for Real-Time Computation", Ph.D. Thesis, Carnegie Mellon University, 1992. Google ScholarGoogle ScholarDigital LibraryDigital Library
  9. Smith82 A.J. Smith, "Cache Memories", Computing Surveys 14:3, pp. 473-530, Sept. 1982. Google ScholarGoogle ScholarDigital LibraryDigital Library
  10. Welch84 T.A. Welch, "A Technique for High-Performance Data Compression", Computer, pp. 8-19, June. 1984.Google ScholarGoogle Scholar

Index Terms

  1. Executing compressed programs on an embedded RISC architecture

                  Recommendations

                  Comments

                  Login options

                  Check if you have access through your login credentials or your institution to get full access on this article.

                  Sign in

                  Full Access

                  • Published in

                    cover image ACM SIGMICRO Newsletter
                    ACM SIGMICRO Newsletter  Volume 23, Issue 1-2
                    Dec. 1992
                    300 pages
                    ISSN:1050-916X
                    DOI:10.1145/144965
                    Issue’s Table of Contents
                    • cover image ACM Conferences
                      MICRO 25: Proceedings of the 25th annual international symposium on Microarchitecture
                      December 1992
                      301 pages
                      ISBN:0818631759

                    Copyright © 1992 Authors

                    Publisher

                    Association for Computing Machinery

                    New York, NY, United States

                    Publication History

                    • Published: 10 December 1992

                    Check for updates

                    Qualifiers

                    • article

                  PDF Format

                  View or Download as a PDF file.

                  PDF

                  eReader

                  View online with eReader.

                  eReader
                  About Cookies On This Site

                  We use cookies to ensure that we give you the best experience on our website.

                  Learn more

                  Got it!