
- Cate91 V. Cate and T. Gross, "Combining the Concepts of Compression and Caching for a Two-Level Filesystem", in Proc. Fourth International Conf. on Architectural Support for Programming Languages and Operating Systems, ACM, April 1991. Google Scholar
Digital Library
- Colwell87 R.P. Colwell, et al., "A VLIW Architecture for a Trace Scheduling Compiler", in proc. Second International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 180- 192, ACM., 1987. Google Scholar
Digital Library
- Ditzel87 D. Ditzel, H. R. McLellan, and A. D. Berenbaum, "The Hardware Architecture of the CRISP Microprocessor", Proc. of the 14th Syrup. Comp. Arch., iEEE Computer Society, June1987. Google Scholar
Digital Library
- Hennessy90 J. Hennessy and D. Patterson, Computer Architecture: A Quantitative Approach, Morgan-Kaufmann, 1990. Google Scholar
Digital Library
- Huffman52 D.A. Huffman, "A Method for the Construction of Minimum-Redundancy Codes", Proceedings of the IRE, Vol. 4D, pp. 1098-1101, Sept. 1952.Google Scholar
Cross Ref
- Intrater92 G. Intrader and I Spillinger, "Performance Evaluation of a Decoded instruction Cache for Variable instruction-Length Computers", Proc. of the 19th Syrup. Comp. Arch., IEEE Computer Society, May 1992. Google Scholar
Digital Library
- Kane92 G. Kane and J. Heinrich, MIPS RISC ARCHITECTURE, Prentice Hall, Englewood Cliffs, NJ, 1992. Google Scholar
Digital Library
- Mraz92 R. Mraz, "A RISC-Based Architecture for Real-Time Computation", Ph.D. Thesis, Carnegie Mellon University, 1992. Google Scholar
Digital Library
- Smith82 A.J. Smith, "Cache Memories", Computing Surveys 14:3, pp. 473-530, Sept. 1982. Google Scholar
Digital Library
- Welch84 T.A. Welch, "A Technique for High-Performance Data Compression", Computer, pp. 8-19, June. 1984.Google Scholar
Index Terms
Executing compressed programs on an embedded RISC architecture
Recommendations
Decoupled state-execute architecture
ISHPC'05/ALPS'06: Proceedings of the 6th international symposium on high-performance computing and 1st international conference on Advanced low power systemsThe majority of register file designs follow one of two well-known approaches.Manymodern high-performance processors (POWER4 [1], Pentium4 [2]) use a merged register file that holds both architectural and rename registers. Other processors use a Future ...
A unified processor architecture for RISC & VLIW DSP
GLSVLSI '05: Proceedings of the 15th ACM Great Lakes symposium on VLSIThis paper presents a unified processor core with two operation modes. The processor core works as a compiler-friendly MIPS-like core in the RISC mode, and it is a 4-way VLIW in its DSP mode, which has distributed and ping-pong register organization ...
Functional unit level parallelism in RISC architecture
FIT '09: Proceedings of the 7th International Conference on Frontiers of Information TechnologyThis paper presents the design and implementation of RISC processor having five stages pipelined architecture. Functional unit parallelism is exploited through the implementation of pipelining in five stages of RISC processor. The hazards which come to ...






Comments