
- Colwell90 R.P. Colwell, et al, "Architecture and Implementation of a VLIW Supercomputer', Supercomputing '90, 1990 Google Scholar
Digital Library
- Dehnert88 J.C. Dehnen et al, 'Overlapped Loop Support in the Cydra 5', Prec. of ASPICS HI, April 1989Google Scholar
- Ebcioglu88 K. Ebcioglu, 'Some Design Ideas for a VLIW Architecture for Sequential-Natured $o~ware', Proc. of the IFIP Working Conf. on Parallel Processing, April 1988Google Scholar
- Fisher84 J.A. Fisher, et el, 'Parallel Processing: A Smart Compiler and A Dumb Machine', Proc. of the 1984 SIGPLAN Symposium on Compiler Construction, 1984 Google Scholar
Digital Library
- Fisher91 Joseph A. Fisher and B. R. Rau, "Instruction-Level Parallel Processing', Science, Sept. 1991Google Scholar
- Labrousse90 J. Labrousse and G.A. $1avenburg, 'CREAT- LIFE: A Modular Design Approach for High Performance ASIC's', COMPCON 90'Google Scholar
- Lam87 M.S. Lam, 'A Systolic Array Optimizing Compiler', Ph.D. Thesis, Carnegie Mellon University, May 1987 Google Scholar
Digital Library
- Lee91 S. Lee and R. Oupta, 'Executing Loops on a Fine-Grained MIMD Architecture', Prec. of MICRO-24, pp 199-205, Dec. 1991 Google Scholar
Digital Library
- Nicolau84 A. Nicolau and J. A. Fisher, "Measuring the Parallelism Available for Very Long Instruction Word Architectures', IEEE Trans. on Computers C-33(11), pp968-976, Nov. 1984Google Scholar
Digital Library
- Rau89 B.R. Rau, et al, Cydrome inc. 'The Cydra S Departmental Supercomputcr: Design Philosophies, Decisions and Trade-offs", IEEE Computer Jan. 1989 Google Scholar
Digital Library
- Su86 B. Su, et al, "URPR-An Extension of URCR for software Pipelining", Proc. of MICRO-19, 1986 Google Scholar
Digital Library
- Su87 B. Su, et al, "GURPR-A method for Global Software Pipelining', Proc. of MICRO-20, 1987 Google Scholar
Digital Library
- Su90 B. Su, et al, 'A Software PipeUning Based VLIW Architecture and Optimization Compiler', Proc. of MICRO-23, 1990 Google Scholar
Digital Library
- Su91 B.Su et al, 'GURPR*: A New Global Software Pipelining Algorithm', Proc. of MICRO-24, 1991. Google Scholar
Digital Library
- Wang90 S.H. Wang and A.K. Uht, "Ideograph/Ideogram: Framework/Hardware for Eager Evaluation', Prec. of Micro 23, 1990Google Scholar
- Wall91 W.D. Wall, "Limits of Instruction- Level Parallelism", Proc. of 4th tnt'l Conf. ASPLOS, CA April 1991, pp176-188 Google Scholar
Digital Library
- Wang91 S.H. Wang, 'Enhancing Concurrent Program Execution with Eager Evaluation', Technical Report Number CS91-203, Dept. of CSE, Univ. of California San Diego, June 1991Google Scholar
- Wolfe91 A. Wolfe, I. P. Shen, 'A Variable Instruction Stream Extension to the VLIW Architecture', Proc. of 4th Int'l Conf. ASPLOS, CA, April 1991, pp2-14 Google Scholar
Digital Library
Index Terms
A VLIW architecture for optimal execution of branch-intensive loops
Recommendations
Software Pipelining Irregular Loops On the TMS320C6000 VLIW DSP Architecture
LCTES '01: Proceedings of the ACM SIGPLAN workshop on Languages, compilers and tools for embedded systemsThe TMS320C6000 architecture is a leading family of Digital Signal Processors (DSPs). To achieve peak performance, this VLIW architecture relies heavily on software pipelining. Traditionally, software pipelining has been restricted to regular (FOR) ...
Software Pipelining Irregular Loops On the TMS320C6000 VLIW DSP Architecture
OM '01: Proceedings of the 2001 ACM SIGPLAN workshop on Optimization of middleware and distributed systemsThe TMS320C6000 architecture is a leading family of Digital Signal Processors (DSPs). To achieve peak performance, this VLIW architecture relies heavily on software pipelining. Traditionally, software pipelining has been restricted to regular (FOR) ...
Software Pipelining Irregular Loops On the TMS320C6000 VLIW DSP Architecture
The TMS320C6000 architecture is a leading family of Digital Signal Processors (DSPs). To achieve peak performance, this VLIW architecture relies heavily on software pipelining. Traditionally, software pipelining has been restricted to regular (FOR) ...






Comments