skip to main content
article
Free Access

Y-Pipe: a conditional branching scheme without pipeline delays

Published:10 December 1992Publication History
First page image

References

  1. Lilja 88 D. J. Lilja, "Reducing the branch penalty in pipelined processors," I~EE Computer, July 1988, pp. 47~ 55. Google ScholarGoogle ScholarDigital LibraryDigital Library
  2. McFHen 86 S. McFarling and J. Hennessy, "Reducing the cost of branches," lSth Annual Sympos. on Computer Architecture, June 1986, pp. 396-403. Google ScholarGoogle ScholarDigital LibraryDigital Library
  3. DitMcL 87 D. R. Ditzel and H. R. McLeHan, "Branch folding in the CRISP microprocessor: reducing branch delay to zero," l~th Annual Sympos. on Computer Architecture, June 1987, pp. 2-9. Google ScholarGoogle ScholarDigital LibraryDigital Library
  4. Smith 81 J. E. Smith, "A study of Branch prediction strategies," 8th Annual Sympos. on Computer Architecture, June 1981, pp. 135-148. Google ScholarGoogle ScholarDigital LibraryDigital Library
  5. HenPat 90 J. L. Hennessy and D. A. Patterson, Computer Architecture: A Quantitative Approach, Morgan Kaufmann Publ., San Mateo, 1990. Google ScholarGoogle ScholarDigital LibraryDigital Library
  6. HwaBri 84 K. Hwang and F. A. Briggs, Computer Architecture and Parallel Processing, McGraw-Hill, New York, 1984. Google ScholarGoogle ScholarDigital LibraryDigital Library
  7. SmiPle 88 J. E. Smith and A. R. Plezkun, "Implementaring precise interrupts in pipelined processors," IEEE Trans. on Computers, May 1988, pp. 562-573. Google ScholarGoogle ScholarDigital LibraryDigital Library
  8. LeeSmi 84 J. K. Lee and A. J. Smith, "Branch prediction strategies and branch target buffer design," IEEE Computers, January 1984, pp. 6-22.Google ScholarGoogle Scholar
  9. Dietz 91 I~I. Dietz, "introduction To Compilers And Translation Engineering," EE495D Course Notes, School of Electrical Engineering, Purdue University, August 1991 Revision, pp. 24-33.Google ScholarGoogle Scholar
  10. Lee 90 C. S. G. Lee, EE495M:Vision, School of Electrical Engineering, Purdue University, 1990, pp. 6-22.Google ScholarGoogle Scholar
  11. KniPapa 92 M. J. Knieser and C. A. Papachristou, "Y- Pipe: An uninterruptable conditional branching scheme," Technical Report No. CES 92-12, Department of Computer Engineering and Science, Case Western Reserve University, 1992.Google ScholarGoogle Scholar

Index Terms

  1. Y-Pipe: a conditional branching scheme without pipeline delays

            Recommendations

            Comments

            Login options

            Check if you have access through your login credentials or your institution to get full access on this article.

            Sign in

            Full Access

            • Published in

              cover image ACM SIGMICRO Newsletter
              ACM SIGMICRO Newsletter  Volume 23, Issue 1-2
              Dec. 1992
              300 pages
              ISSN:1050-916X
              DOI:10.1145/144965
              Issue’s Table of Contents
              • cover image ACM Conferences
                MICRO 25: Proceedings of the 25th annual international symposium on Microarchitecture
                December 1992
                301 pages
                ISBN:0818631759

              Copyright © 1992 Authors

              Publisher

              Association for Computing Machinery

              New York, NY, United States

              Publication History

              • Published: 10 December 1992

              Check for updates

              Qualifiers

              • article

            PDF Format

            View or Download as a PDF file.

            PDF

            eReader

            View online with eReader.

            eReader
            About Cookies On This Site

            We use cookies to ensure that we give you the best experience on our website.

            Learn more

            Got it!