
- Lilja 88 D. J. Lilja, "Reducing the branch penalty in pipelined processors," I~EE Computer, July 1988, pp. 47~ 55. Google Scholar
Digital Library
- McFHen 86 S. McFarling and J. Hennessy, "Reducing the cost of branches," lSth Annual Sympos. on Computer Architecture, June 1986, pp. 396-403. Google Scholar
Digital Library
- DitMcL 87 D. R. Ditzel and H. R. McLeHan, "Branch folding in the CRISP microprocessor: reducing branch delay to zero," l~th Annual Sympos. on Computer Architecture, June 1987, pp. 2-9. Google Scholar
Digital Library
- Smith 81 J. E. Smith, "A study of Branch prediction strategies," 8th Annual Sympos. on Computer Architecture, June 1981, pp. 135-148. Google Scholar
Digital Library
- HenPat 90 J. L. Hennessy and D. A. Patterson, Computer Architecture: A Quantitative Approach, Morgan Kaufmann Publ., San Mateo, 1990. Google Scholar
Digital Library
- HwaBri 84 K. Hwang and F. A. Briggs, Computer Architecture and Parallel Processing, McGraw-Hill, New York, 1984. Google Scholar
Digital Library
- SmiPle 88 J. E. Smith and A. R. Plezkun, "Implementaring precise interrupts in pipelined processors," IEEE Trans. on Computers, May 1988, pp. 562-573. Google Scholar
Digital Library
- LeeSmi 84 J. K. Lee and A. J. Smith, "Branch prediction strategies and branch target buffer design," IEEE Computers, January 1984, pp. 6-22.Google Scholar
- Dietz 91 I~I. Dietz, "introduction To Compilers And Translation Engineering," EE495D Course Notes, School of Electrical Engineering, Purdue University, August 1991 Revision, pp. 24-33.Google Scholar
- Lee 90 C. S. G. Lee, EE495M:Vision, School of Electrical Engineering, Purdue University, 1990, pp. 6-22.Google Scholar
- KniPapa 92 M. J. Knieser and C. A. Papachristou, "Y- Pipe: An uninterruptable conditional branching scheme," Technical Report No. CES 92-12, Department of Computer Engineering and Science, Case Western Reserve University, 1992.Google Scholar
Index Terms
Y-Pipe: a conditional branching scheme without pipeline delays
Recommendations
Y-Pipe: a conditional branching scheme without pipeline delays
MICRO 25: Proceedings of the 25th annual international symposium on MicroarchitecturePIG [Pipe Inspection Gauge]: An Artificial Dustman for Cross Country Pipelines
AbstractDue to aging infrastructure & hostile operating environment, the pipelines in oil industry also faces the all-time threat of corrosion & erosion affecting leakage in the pipelines, causing emergency plant shutdown triggering huge economical, ...
A Compiler-Runtime Application Binary Interface for Pipe-While Loops
SPAA '15: Proceedings of the 27th ACM symposium on Parallelism in Algorithms and ArchitecturesPipe-while loops have been proposed as a language construct for expressing pipeline parallelism in task-parallel languages. However, this loop construct has only been prototyped in research systems that lack compiler support. We demonstrate how to ...






Comments