skip to main content
article
Free Access

A comprehensive instruction fetch mechanism for a processor supporting speculative execution

Published:10 December 1992Publication History
First page image

References

  1. 1 T-Y Yeh and Y.N. Patt, "Two-Level Adaptive Branch Prediction," The 2dth A CM/iEEE International Symposium and Workshop on Microarchitecture , (Nov. 1991), pp. 51-61. Google ScholarGoogle ScholarDigital LibraryDigital Library
  2. 2 T-Y Yeh and Y.N. Part, "Two-Level Adaptive Branch Prediction," Technical Report CSE-TR-117-91, Computer Science and Engineering Division, Department of EECS, The University of Michigan, (Nov. 1991).Google ScholarGoogle ScholarDigital LibraryDigital Library
  3. 3 T-Y Yeh and Y.N. Patt, "Alternative Implemenations of Two-Level Adaptive Branch Prediction," Proceedings of the 19th Internations Symposium on Computer Architecture, (May 1992), pp. 124-134. Google ScholarGoogle ScholarDigital LibraryDigital Library
  4. 4 M. Butler, T-Y Yeh, Y.N. Part, M. Alsup, H. Scales, and M. Shebanow, "Instruction Level Parallelism is Greater Than Two," Proceedings of the 18th International Symposium on Computer Architecture, (May. 1991), pp. 276- 286. Google ScholarGoogle ScholarDigital LibraryDigital Library
  5. 5 D.R. Kaeli and P.G. Emma, "Branch History Table Prediction of Moving Target Branches Due to Subroutine Returns" , Proceedings of the 18th International Symposium on Computer Architecture, (May 1991), pp. 34-42. Google ScholarGoogle ScholarDigital LibraryDigital Library
  6. 6 Motorola Inc., "M88100 User's Manual," Phoenix, Arizona, (March 13, 1989).Google ScholarGoogle Scholar
  7. 7 W.W. Hwu, T.M.Conte, and P.P. Chang, "Comparing Software and Hardware Schemes for Reducing the Cost of Branches," Proceedings of the 16th International Symposium on Computer Architecture, (May 1989). Google ScholarGoogle ScholarDigital LibraryDigital Library
  8. 8 N.P. Jouppi and D. Wall, "Available Instruction-Level Parallelism for Superscalar and Superpipelined Machines,'' Proceedings of the Third International Conference on Architectural Support for Programming Languages and Operating Systems, (April 1989), pp. 272-282. Google ScholarGoogle ScholarDigital LibraryDigital Library
  9. 9 D.J. Lilja, "Reducing the Branch Penalty in Pipelined Processors," IEEE Computer, (July 1988), pp.47-55. Google ScholarGoogle ScholarDigital LibraryDigital Library
  10. 10 W.W. Hwu and Y.N. Patt, "Checkpoint Repair for Out-oforder Execution Machines," IEEE Transactions on Computers, (December 1987), pp.1496-1514. Google ScholarGoogle ScholarDigital LibraryDigital Library
  11. 11 P.G. Emma and E.S. Davidson, "Characterization of Branch and Data Dependencies in Programs for Evaluating Pipeline Performance", IEEE Transactions on Computers, (July 1987), pp.859-876. Google ScholarGoogle ScholarDigital LibraryDigital Library
  12. 12 J.A. DeRosa and H.M. Levy, "An Evaluation of Branch Architectures," Proceedings of the l~th International Symposium on Computer Architecture, (June 1987), pp.10-16. Google ScholarGoogle ScholarDigital LibraryDigital Library
  13. 13 D.R. Ditzel and H.R. McLeHan, "Branch Folding in the CRISP Microprocessor: Reducing Branch Delay to Zero," Proceedings of the ljth International Symposium on Computer Architecture, (June 1987), pp.2-9. Google ScholarGoogle ScholarDigital LibraryDigital Library
  14. 14 S. McFarling and J. Hennessy, "Reducing the Cost of Branches," Proceedings of the 13th International Symposium on Computer Architecture, (1986), pp.396-403. Google ScholarGoogle ScholarDigital LibraryDigital Library
  15. 15 J. Lee and A.J. Smith, "Branch Prediction Strategies and Branch Target Buffer Design," IEEE Computer, (January 1984), pp.6-22.Google ScholarGoogle Scholar
  16. 16 T.R. Gross and J. Hennessy, "Optimizing Delayed Branches," Proceedings of the 15th Annual Workshop on Microprogramming, (Oct. 1982), pp.114-120. Google ScholarGoogle ScholarDigital LibraryDigital Library
  17. 17 J. Fisher, "Trace Scheduling: A Technique for Global Microcode Compaction," iEEE Transactions on Computer, (July 1981), C-30, pp.478-490.Google ScholarGoogle Scholar
  18. 18 J.E. Smith, "A Study of Branch Prediction Strategies," Proceedings of the 8th International Symposium on Computer Architecture, (May. 1981), pp.135-148. Google ScholarGoogle ScholarDigital LibraryDigital Library

Index Terms

  1. A comprehensive instruction fetch mechanism for a processor supporting speculative execution

                  Recommendations

                  Comments

                  Login options

                  Check if you have access through your login credentials or your institution to get full access on this article.

                  Sign in

                  Full Access

                  • Published in

                    cover image ACM SIGMICRO Newsletter
                    ACM SIGMICRO Newsletter  Volume 23, Issue 1-2
                    Dec. 1992
                    300 pages
                    ISSN:1050-916X
                    DOI:10.1145/144965
                    Issue’s Table of Contents
                    • cover image ACM Conferences
                      MICRO 25: Proceedings of the 25th annual international symposium on Microarchitecture
                      December 1992
                      301 pages
                      ISBN:0818631759

                    Copyright © 1992 Authors

                    Publisher

                    Association for Computing Machinery

                    New York, NY, United States

                    Publication History

                    • Published: 10 December 1992

                    Check for updates

                    Qualifiers

                    • article

                  PDF Format

                  View or Download as a PDF file.

                  PDF

                  eReader

                  View online with eReader.

                  eReader
                  About Cookies On This Site

                  We use cookies to ensure that we give you the best experience on our website.

                  Learn more

                  Got it!