skip to main content
article
Free Access

Interlock collapsing ALU for increased instruction-level parallelism

Published:10 December 1992Publication History
First page image

References

  1. 1 R.M. Keller, "Lookahead Processors," Computing Surveys, Vol. 7, No. 4, pp. 514-537, December 1973. Google ScholarGoogle ScholarDigital LibraryDigital Library
  2. 2 S. Vassiliadis, J. Phillips and B. B laner, "Interlock Collapsing ALUs," accepted for publication in IEEE Transactions on Computers. Google ScholarGoogle ScholarDigital LibraryDigital Library
  3. 3 D.W. Wall, "Limits of Instruction-Level Parallelism,'' Fourth International Symposium on Architectural Support for Programming Languages and Operating Systems, pp. 290-302, April 1991. Google ScholarGoogle ScholarDigital LibraryDigital Library
  4. 4 W. A. Wulf, "The WM Computer Architecture," Computer Architecture News, Vol. 16, No. 1, pp. 70-84, March 1988. Google ScholarGoogle ScholarDigital LibraryDigital Library
  5. 5 R.D. Acosta, J. Kjelstrup and H. Torng, "An Instruction Issuing Approach to Enhancing Performance in Multiple Functional Unit Processors," IEEE Transaction on Computers, Vol. 35, pp. 815-828, September 1986. Google ScholarGoogle ScholarDigital LibraryDigital Library
  6. 6 J.E. Smith and A. R. Pleszkun, "Implementing Precise Interrupts in Pipelined Processors," IEEE Transaction on Computers, Vol. 37, No. 5, pp. 562-573, May 1988. Google ScholarGoogle ScholarDigital LibraryDigital Library
  7. 7 S. Vassiliadis, B. Blaner and R. J. Eickemeyer, "SCISM: A Scalable Compound Instruction-Set Machine,'' submitted for publication, January 1992.Google ScholarGoogle Scholar
  8. 8 S. Vassiliadis, "Compound instruction-Set Machines,'' private communication, 1989.Google ScholarGoogle Scholar
  9. 9 S. Vassiliadis, B. Blaner and R. J. Eickemeyer, "On the Attributes of the SCISM Organization," Computer Architecture News, Vol. 20, No. 4, pp.44-53, September 1992. Google ScholarGoogle ScholarDigital LibraryDigital Library
  10. 10 J. Phillips and S. Vassiliadis, "High Performance 3-1 Interlock Collapsing ALUs," submitted for publication. Google ScholarGoogle ScholarDigital LibraryDigital Library
  11. 11 S. Vassiliadis and J. Phillips, Interlock Collapsing ALU Design, IBM Technical Report, Endicott, N.Y., TR 01.C115, p. 22., October 1991.Google ScholarGoogle Scholar
  12. 12 S. Vassiliadis, "Recursive Equation for Hardwired Binary Adders," International Journal of Electronics, Vol. 67, No. 2, pp. 201-213, August 1989.Google ScholarGoogle ScholarCross RefCross Ref
  13. 13 S. Vassiliadis, "A Comparison Between Adders With New Defined Carries and Traditional Schemes for Addition," International Journal of Electronics, Vol. 64, No. 4, pp. 617-626, August 1988.Google ScholarGoogle ScholarCross RefCross Ref
  14. 14 N. Malik, R. J. Eickemeyer and S. Vassiliadis, "Execution Interlock Collapsing Under Restricted Memory Models," to appear in Proceedings of the 7th international Symposium on Computer and Information Sciences, November 1992.Google ScholarGoogle Scholar
  15. 15 M. Butler, T. Yeh, Y. Patt, M. Alsup, H. Scales and M. Shebanow, "Single Instruction Stream Parallelism is Greater than Two," Proceedings, 18th Annual Symposium on Computer Architecture, pp. 276-286, May 1991. Google ScholarGoogle ScholarDigital LibraryDigital Library
  16. 16 N. Malik, R. J. Eickemeyer and S. Vassiliadis, "Instruction-Level Parallelism from Execution Interlock Collapsing," Computer Architecture News, Vol. 20, No. 4, pp. 38--43, September 1992. Google ScholarGoogle ScholarDigital LibraryDigital Library
  17. 17 N. Malik, R. J. Eickemeyer and S. Vassiliadis, "Architectural Effects on Dual Instruction Issue with Interlock Collapsing ALUs," to appear in Proceedings of the Twelfth Annual IEEE International Phoenix Conference on Computers and Communications, March 1993.Google ScholarGoogle Scholar
  18. 18 G. Kaine, MIPS R2000 RISC Architecture, Prentice Hall, Englewood Cliffs, NJ 07632, 1987.Google ScholarGoogle Scholar

Index Terms

  1. Interlock collapsing ALU for increased instruction-level parallelism

              Recommendations

              Comments

              Login options

              Check if you have access through your login credentials or your institution to get full access on this article.

              Sign in

              Full Access

              • Published in

                cover image ACM SIGMICRO Newsletter
                ACM SIGMICRO Newsletter  Volume 23, Issue 1-2
                Dec. 1992
                300 pages
                ISSN:1050-916X
                DOI:10.1145/144965
                Issue’s Table of Contents
                • cover image ACM Conferences
                  MICRO 25: Proceedings of the 25th annual international symposium on Microarchitecture
                  December 1992
                  301 pages
                  ISBN:0818631759

                Copyright © 1992 Authors

                Publisher

                Association for Computing Machinery

                New York, NY, United States

                Publication History

                • Published: 10 December 1992

                Check for updates

                Qualifiers

                • article

              PDF Format

              View or Download as a PDF file.

              PDF

              eReader

              View online with eReader.

              eReader
              About Cookies On This Site

              We use cookies to ensure that we give you the best experience on our website.

              Learn more

              Got it!