skip to main content
article
Free Access

Exploiting instruction-level parallelism: the multithreaded approach

Published:10 December 1992Publication History
First page image

References

  1. 1 R. P. Colwell, R. P. Nix, J. J. O'Donnell, D. B. Papworth, and P. K. Rodman. A VLIW architecture for a trace scheduling compiler. IEEE Symposium on Computer Architecture, 1988. Google ScholarGoogle ScholarDigital LibraryDigital Library
  2. 2 R. Govindarajan and S.S. Ncmwarkar. Small: A scalable multithreaded architecture to exploit large locality. In Proc. of the 4th IEEE Syrup. on Parallel and Distributed Processing, December 1992. to appear.Google ScholarGoogle ScholarDigital LibraryDigital Library
  3. 3 H. Hirata et al. An elementary processor architecture with simultaneous instruction issuing from multiple threads. In Proceeding, of the 19th laternational Symposium on Computer Architecture, pages 136-145. ACM and IEEE, 1992. Google ScholarGoogle ScholarDigital LibraryDigital Library
  4. 4 Mike :Johnson. Superscalar Microprocessor Design. Prentice Hall, Englewood Cliffs, New Jersey 07632, 1991.Google ScholarGoogle Scholar
  5. 5 S.W. Keckler and W.J. Dally. Processor coupling: Integration compile time and runtime scheduling for parallelism. In Proceedings of the 19th Inter' national Symposium on Computer Architecture, pages 202-213. ACM and IEEE, 1992. Google ScholarGoogle ScholarDigital LibraryDigital Library
  6. 6 Philip Lenir and Vincent Collini. A large context multithreaded architecture with multiple pipelininn. Report, McGill University, Dept. of Electrical Engineering, April 1992.Google ScholarGoogle Scholar
  7. 7 A. Nicolau and J. A. Fisher. Measuring the parallelism available for very long instruction word architectures. IEEE Transactions on Computers, 1984.Google ScholarGoogle ScholarDigital LibraryDigital Library
  8. 8 G. M. Papadopoulos and D. E. Culler. Monsoon: An explicit token-store architecture. In Proceedings of the Seventeenth Annual International Symposium of Computer Architecture, Seattle, WA, pages 82-91, 1990. Google ScholarGoogle ScholarDigital LibraryDigital Library
  9. 9 B. R. Rau, D. Yen, W. Yen, and R. A. Towle. The Cydra 5 departmental supercomputer. IEEE Computer, 22(1):12-35, January 1989. Google ScholarGoogle ScholarDigital LibraryDigital Library
  10. 10 Burton J. Smith. Architecture and applications of the HEP multiprocessor computer system. In SPIE Real-Time Signal Processing IV, volume 298, pages 241-248, 1981.Google ScholarGoogle Scholar
  11. 11 M. D. Smith, M. S. Lam, and M. A. Horowitz. Boosting beyond static scheduling in a superscalar processor. Proceedings of the 17th Armual Symposium on Computer Architecture, 1990. Google ScholarGoogle ScholarDigital LibraryDigital Library

Index Terms

  1. Exploiting instruction-level parallelism: the multithreaded approach

          Recommendations

          Comments

          Login options

          Check if you have access through your login credentials or your institution to get full access on this article.

          Sign in

          Full Access

          • Published in

            cover image ACM SIGMICRO Newsletter
            ACM SIGMICRO Newsletter  Volume 23, Issue 1-2
            Dec. 1992
            300 pages
            ISSN:1050-916X
            DOI:10.1145/144965
            Issue’s Table of Contents
            • cover image ACM Conferences
              MICRO 25: Proceedings of the 25th annual international symposium on Microarchitecture
              December 1992
              301 pages
              ISBN:0818631759

            Copyright © 1992 Authors

            Publisher

            Association for Computing Machinery

            New York, NY, United States

            Publication History

            • Published: 10 December 1992

            Check for updates

            Qualifiers

            • article

          PDF Format

          View or Download as a PDF file.

          PDF

          eReader

          View online with eReader.

          eReader
          About Cookies On This Site

          We use cookies to ensure that we give you the best experience on our website.

          Learn more

          Got it!