
- 1 S. A. Mahlke, W. Y. Chen, J. C. GyUenhaal, W. W. Hwu, P. P. Chang, and T. Kiyohara, "Compiler code transformations for superscalar-based highperformance systems," in Proceedings of Supercomputing 9~, November 1992. Google Scholar
Digital Library
- 2 W. W. Hwu and P. P. Chang, "Exploiting Parallel Microprocessor Microarchitectures with a Compiler Code Generator," in Proceedings of the 15th Annual International Symposium on Computer Architecture, pp. 45- 53, June 1988. Google Scholar
Digital Library
- 3 J. R. Goodman and W. C. Hsu, "Code Scheduling and Register Allocation in Large Basic Blocks," in Proceedings of the 1988 International Conference on Supercomputing, pp. 442-452, July 1988. Google Scholar
Digital Library
- 4 Freudenberger, S. and Ruttenberg, J., "Phase Ordering of Register Allocation and Instruction Scheduling," in Code Generation- Concepts, Tools, Techniques, Dagstuhl, Germany, May 1991.Google Scholar
- 5 Edward G. Coffman, Jr., ed., Computer and Job/Shop Scheduling Theory. John WHey g~ Sons, 1976.Google Scholar
- 6 J.R. Ellis, Bulldog: a compiler for VLIW architectures. Combridge, MA: The MIT Press, 1986. Google Scholar
Digital Library
- 7 P. P. Chang, S. A. Mahlke, W. Y. Chen, N. J. Warter, and W. W. Hwu, "IMPACT: An architectural framework for multiple-instruction-issue processors," in Proceedings of the 18th International Symposium on Computer Architecture, pp. 266-275, May 1991. Google Scholar
Digital Library
Index Terms
Code scheduling for VLIW/superscalar processors with limited register files
Recommendations
Enabling compiler flow for embedded VLIW DSP processors with distributed register files
LCTES '07: Proceedings of the 2007 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systemsHigh-performance and low-power VLIW DSP processors are increasingly deployed on embedded devices to process video and multimedia applications. For reducing power and cost in designs of VLIW DSP processors, distributed register files and multi-bank ...
Enabling compiler flow for embedded VLIW DSP processors with distributed register files
Proceedings of the 2007 LCTES conferenceHigh-performance and low-power VLIW DSP processors are increasingly deployed on embedded devices to process video and multimedia applications. For reducing power and cost in designs of VLIW DSP processors, distributed register files and multi-bank ...
Reducing the complexity of the register file in dynamic superscalar processors
MICRO 34: Proceedings of the 34th annual ACM/IEEE international symposium on MicroarchitectureDynamic superscalar processors execute multiple instructions out-of-order by looking for independent operations within a large window. The number of physical registers within the processor has a direct impact on the size of this window as most in-flight ...






Comments