
- 1 Bulent Abali. A Parallel Address Translation Mechanism For Microprocessors. Technical Report No. RC 13101, IBM Watson Research Center, September 1987.Google Scholar
- 2 Brian Bray and M. J. Flynn. Translation Hint Buffers To Reduce Access Time Of Physically-Addressed Instruction Caches. Technical Report No. CSL-TR-92-535, Computer Systems Laboratory, Stanford University, August 1992.Google Scholar
Cross Ref
- 3 J. Chen, A. Borg, and N. Jouppi. A Simulation Based Study Of TLB Performance. in 19th International Syrup. on Computer Arch., pages 114-123, May 1992. Google Scholar
Digital Library
- 4 Douglas Clark and Joel Emer. Performance of the VAX- 11/780 Translation Buffer: Simulation and Measurement. A CM Transactions on Computer Systems, 3(1):31-62, February 1985. Google Scholar
Digital Library
- 5 K. Hua et al. Early Resolution of Address Translation in Cache Design. In International Con}erence On Computer Design: VLSI In Computers and Processors, pages 408-412, September 1990.Google Scholar
- 6 T. Kilburn, D. Edwards, M. Lanigan, and F. Sumner. One- Level Storage System. IRE Transactions, EC-11(2):223-235, April 1962.Google Scholar
- 7 J. Lee and A. J. Smith. Branch Prediction Strategies and Branch Target Buffer Design. IEEE Computer, 17(1):6-22, January 1984.Google Scholar
- 8 J. Moussouris et al. A CMOS RISC Processor With Integrated System Functions. In Compcon, pages 126-131, Spring 1986.Google Scholar
- 9 George Taylor, Peter Davies, and Michael Farmwald. The TLB Slice- A Low-Cost High Speed Address Translation Mechanism. In 17th International Symp. on Computer Arch., pages 355-363, May 1990. Google Scholar
Digital Library
Index Terms
Translation hint buffers to reduce access time of physically-addressed instruction caches
Recommendations
Translation hint buffers to reduce access time of physically-addressed instruction caches
MICRO 25: Proceedings of the 25th annual international symposium on MicroarchitectureImproving Performance of Large Physically Indexed Caches by Decoupling Memory Addresses from Cache Addresses
Modern CPUs often use large physically indexed caches that are direct-mapped or have low associativities. Such caches do not interact well with virtual memory systems. An improperly placed physical page will end up in a wrong place in the cache, causing ...
On the Performance of Tagged Translation Lookaside Buffers: A Simulation-Driven Analysis
MASCOTS '11: Proceedings of the 2011 IEEE 19th Annual International Symposium on Modelling, Analysis, and Simulation of Computer and Telecommunication SystemsRecent virtualization-driven CPU architectural extensions involve tagging the hardware-managed Translation Look aside Buffer (TLB) entries to avoid TLB flushes during context switches, thereby sharing the TLB among multiple address spaces. While tagged ...






Comments