Abstract
The increasing complexity of embedded systems requires modeling at higher levels of abstraction. Transaction level modeling (TLM) has been proposed to abstract communication for high-speed system simulation and rapid design space exploration. Although being widely accepted for its high performance and efficiency, TLM often exhibits a significant loss in model accuracy.
In this article, we systematically analyze and quantify the speed/accuracy trade-off in TLM. To this end, we provide a classification of TLM abstraction levels based on model granularity and define appropriate metrics and test setups to quantitatively measure and compare the performance and accuracy of such models.
Addressing several classes of embedded communication protocols, we apply our analysis to three common bus architectures, the industry-standard AMBA advanced high-performance bus (AHB) as an on-chip parallel bus, the controller area network (CAN) as an off-chip serial bus, and the Motorola ColdFire Master Bus as an example for a custom embedded processor bus.
Based on the analysis of these individual busses, we then generalize our results for a broader conclusion. The general TLM trade-off offers gains of up to four orders of magnitude in simulation speed, generally however, at the price of low accuracy. We conclude further that model granularity is the key to efficient TLM abstraction, and we identify conditions for accuracy of abstract models. As a result, this article provides general guidelines that allow the system designer to navigate the TLM trade-off effectively and choose the most suitable model for the given application with fast and accurate results.
- ARM. 1999. AMBA Specification (Rev. 2.0), ARM IHI 0011A. Advanced RISC Machines Ltd. (ARM).Google Scholar
- ARM. 2003. AMBA AHB Cycle Level Interface (AHB CLI) Specification, ARM IHI 0011A. Advanced RISC Machines Ltd (ARM).Google Scholar
- Bosch. 1991. CAN Specification, 2.0 Ed. Robert Bosch GmbH.Google Scholar
- Brem, D. and Müller, D. 2003. Interface based system modeling of a can using sve. In Proceedings of the EkompaSS Workshop.Google Scholar
- Cai, L. and Gajski, D. 2003. Transaction level modeling: An overview. In Proceedings of the International Conference on Hardware/Software Codesign and System Synthesis. Google Scholar
Digital Library
- Caldari, M., Conti, M., Coppola, M., Curaba, S., Pieralisi, L., and Turchetti, C. 2003. Transaction-level models for AMBA bus architecture using SystemC 2.0. In Proceedings of the Design, Automation and Test in Europe (DATE) Conference. Google Scholar
Digital Library
- Coppola, M., Curaba, S., Grammatikakis, M., and Maruccia, G. 2003. IPSIM: SystemC 3.0 enhancements for communication refinement. In Proceedings of the Design, Automation and Test in Europe (DATE) Conference. Google Scholar
Digital Library
- Gajski, D. D., Zhu, J., Dömer, R., Gerstlauer, A., and Zhao, S. 2000. SpecC: Specification Language and Design Methodology. Kluwer Academic Publishers.Google Scholar
- Gasteier, M. and Glesner, M. 1996. Bus-based communication synthesis on system-level. In Proceedings of the International Symposium on System Synthesis. Google Scholar
Digital Library
- Gerstlauer, A. and Gajski, D. D. 2002. System-level abstraction semantics. In Proceedings of the International Symposium on System Synthesis. Google Scholar
Digital Library
- Gerstlauer, A., Shin, D., Doemer, R., and Gajski, D. 2005. System-level communication modeling for network-on-chip synthesis. In Proceedings of the Asia and South Pacific Design Automation Conference. Google Scholar
Digital Library
- Gerstlauer, A., Shin, D., Peng, J., Dömer, R., and Gajski, D. D. 2007. Automatic layer-based generation of system-on-chip bus communication models. IEEE Trans. Comput. Aid. Design Intergr. Circ. Syst. 26, 9, 1676--1687. Google Scholar
Digital Library
- Grötker, T., Liao, S., Martin, G., and Swan, S. 2002. System Design with SystemC. Kluwer Academic Publishers. Google Scholar
Digital Library
- Hartwich, F. and Bassemir, A. 1999. The Configuration of the CAN Bit Timing. Robert Bosch GmbH. http://www.can.bosch.com.Google Scholar
- Haverinen, A., Leclercq, M., Weyrich, N., and Wingard, D. 2002. SystemC based SoC communication modeling for the OCP protocol. http://www.ocpip.org.Google Scholar
- IBM. 2004. 128-bit processor local bus architecture specification, SA-14-2538-04, 4.6 Ed. IBM.Google Scholar
- ISO. 1994. Reference model of open system interconnection (OSI) 2nd Ed. Internation Organization for Standardization (ISO). ISO/IEC 7498 Standard.Google Scholar
- Lahiri, K., Raghunathan, A., and Dey, S. 2001. System-level performance analysis for designing on-chip communication architectures. In IEEE Trans. Comput. Aid. Design Intergr. Circ. Syst. 20. 768--783. Google Scholar
Digital Library
- Lajolo, M., Passerone, C., and Lavagno, L. 2003. Scalable techniques for system-level co-simulation and co-estimation. IEE Proc. 150, 4, 227--238.Google Scholar
- Motorola 1997. MCF5206 ColdFire Integrated Microprocessor User's Manual. Motorola.Google Scholar
- Pasricha, S., Dutt, N., and Ben-Romdhane, M. 2004. Fast exploration of bus-based on-chip communication architectures. In Proceedings of the International Conference on Hardware/Software Codesign and System Synthesis (CODES/ISSS). Google Scholar
Digital Library
- Philips. P8xC592: 8-bit microcontroller with on-chip CAN. Philips.Google Scholar
- Philips. 2000. The I2C-bus specification, 2.1 ed. Philips.Google Scholar
- Rose, A., Swan, S., Pierce, J., and Fernandez, J.-M. 2005. Transaction level modeling in SystemC. http://www.systemc.org.Google Scholar
- Sarmento, A., Cesario, W., and Jerraya, A. A. 2001. Mixed-level cosimulation for fine gradual refinement of communication in SoC design. In Proceedings of the Design, Automation and Test in Europe (DATE) Conference. Google Scholar
Digital Library
- Schirner, G. and Dömer, R. 2005a. Abstract communication modeling: A case study using the CAN automotive bus. In From Specification to Embedded Systems Application, A. Rettberg, M. Zanella, and F. Rammig, Eds. Springer.Google Scholar
- Schirner, G. and Dömer, R. 2005b. System level modeling of an AMBA bus. Tech. rep. CECS-TR-05-03, Center for Embedded Computer Systems, University of California, Irvine.Google Scholar
- Schirner, G. and Dömer, R. 2006. Quantitative analysis of transaction level models for the AMBA bus. In Proceedings of the Design, Automation and Test in Europe (DATE) Conference. Google Scholar
Digital Library
- Sgroi, M., Sheets, M., Mihal, M., Keutzer, K., Malik, S., Rabaey, J., and Sangiovanni-Vincentelli, A. 2001. Addressing the system-on-a-chip interconnect woes through communication based design. In Proceedings of the Design Automation Conference. Google Scholar
Digital Library
- Siegmund, R. and Müller, D. 2001. SystemCSV: An extension of SystemC for mixed multi-level communication modeling and interface-based system design. In Proceedings of the Design, Automation and Test in Europe (DATE) Conference. Google Scholar
Digital Library
Index Terms
Quantitative analysis of the speed/accuracy trade-off in transaction level modeling
Recommendations
Extending the transaction level modeling approach for fast communication architecture exploration
DAC '04: Proceedings of the 41st annual Design Automation ConferenceSystem-on-Chip (SoC) designs are increasingly becoming more complex. Efficient on-chip communication architectures are critical for achieving desired performance in these systems. System designers typically use Bus Cycle Accurate (BCA) models written in ...
Analysis of system bus transaction vulnerability in systemC TLM design platform
CEA'09: Proceedings of the 3rd WSEAS international conference on Computer engineering and applicationsAs system-on-chip (SoC) becomes prevalent in the intelligent system applications, the reliability issue of SoC is getting more attention in the design industry while the SoC fabrication enters the very deep submicron technology. The system bus, such as ...
Transaction level model simulator for NoC-based MPSoC platform
IMCAS'07: Proceedings of the 6th WSEAS International Conference on Instrumentation, Measurement, Circuits and SystemsNetwork-on-Chip (NoC) based Multi-Processor System-on-Chip (MPSoC) architecture is a promising SoC design solution, offering high computational power with lots of flexibilities. However, finding the optimal MPSoC architecture configuration remains an ...






Comments