Abstract
Runtime Reconfiguration (RTR) has been traditionally utilized as a means for exploiting the flexibility of High-Performance Reconfigurable Computers (HPRCs). However, the RTR feature comes with the cost of high configuration overhead which might negatively impact the overall performance. Currently, modern FPGAs have more advanced mechanisms for reducing the configuration overheads, particularly Partial Runtime Reconfiguration (PRTR). It has been perceived that PRTR on HPRC systems can be the trend for improving the performance. In this work, we will investigate the potential of PRTR on HPRC by formally analyzing the execution model and experimentally verifying our analytical findings by enabling PRTR for the first time, to the best of our knowledge, on one of the current HPRC systems, Cray XD1. Our approach is general and can be applied to any of the available HPRC systems. The paper will conclude with recommendations and conditions, based on our conceptual and experimental work, for the optimal utilization of PRTR as well as possible future usage in HPRC.
- Aggarwal, V., George, A. D., and Slatton, K. C. 2006. Reconfigurable Computing with Multiscale Data Fusion for Remote Sensing. In Proceedings of the ACM/SIGDA 14th International Symposium on Field Programmable Gate Arrays (FPGA'06). Google Scholar
Digital Library
- Bondalapati, K. and Prasanna, V. K. 1999. Dynamic precision management for loop computations on reconfigurable architectures. In Proceedings of the 7th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM '99). 249--258. Google Scholar
Digital Library
- Buell, D. A., El-Ghazawi, T. A., Gaj, K., and Kindratenko, V. 2007. Guest editors' introduction: High-performance reconfigurable computing. IEEE Comput. 40, 3, 23--27. Google Scholar
Digital Library
- Buell, D. A., Davis, J. P., Quan, G., Akella, S., Devarkal, S., Kancharla, P., Michalski, E. A., and Wake, H. A. 2004. Experiences with a reconfigurable computer. In Proceedings of Engineering of Reconfigurable Systems and Algorithms.Google Scholar
- Buell, D. A., and Sandhu, R. 2003. Identity management. IEEE Intern. Comput. 7, 6, 26--28. Google Scholar
Digital Library
- Court, T. V. and Herbordt, M. C. 2007. Families of FPGA-based accelerators for approximate string matching. ACM Microproc. Microsyst. 31, 2, 135--145. Google Scholar
Digital Library
- Cray Inc. 2006. Cray XD1TM FPGA Development (S-6400-14).Google Scholar
- El-Araby, E., Taher, M., Gaj, K., El-Ghazawi, T., Caliga, D., and Alexandridis, N. 2006. System-level parallelism and concurrency maximisation in reconfigurable computing applications. Int. J. Embedd. Syst. 2, 1--2, 62--72.Google Scholar
- El-Araby, E., Taher, M., El-Ghazawi, T., and Le Moigne, J. 2005. Prototyping automatic cloud cover assessment (ACCA) algorithm for remote sensing on-board processing on a reconfigurable computer. In Proceedings of the IEEE International Conference on Field-Programmable Technology (FPT'05).Google Scholar
Cross Ref
- El-Araby, E. 2005. A system-level design methodology for reconfigurable computing applications. Master's Thesis, Department of Electrical and Computer Engineering, George Washington University.Google Scholar
- El-Araby, E., El-Ghazawi, T., Le Moigne, J., and Gaj, K. 2004. Wavelet spectral dimension reduction of hyperspectral imagery on a reconfigurable computer. In Proceedings of the IEEE International Conference on Field-Programmable Technology (FPT'04).Google Scholar
- El-Ghazawi, T., El-Araby, E., Huang, M., Gaj, K., Kindratenko, V., and Buell, D. 2008. The promise of high-performance reconfigurable computing. IEEE Comput. 41, 2, 69--76. Google Scholar
Digital Library
- Fidanci, D., Poznanovic, D., Gaj, K., El-Ghazawi, T., and Alexandridis, N. 2003. Performance and overhead in a hybrid reconfigurable computer. In Proceedings of the International Parallel and Distributed Processing Symposium (IPDPS), Reconfigurable Architectures Workshop (RAW'03). Google Scholar
Digital Library
- Gokhale, M., Graham, P., Wirthlin, M. J., Johnson, D. E., and Rollins, N. 2006. Dy namic reconfiguration for management of radiation-induced faults in FPGAs. Int. J. Eubel. Syst. 2, 1--2, 28--38.Google Scholar
- Hadley, J. D. and Hutchings, B. L. 1995. Design methodologies for partially reconfigured systems. In Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, Athanas, P., and Pocek, K.L. Eds. Google Scholar
Digital Library
- Harkins, J., El-Ghazawi, T., El-Araby, E., and Huang, M. 2005. Performance of sorting algorithms on the SRC 6 reconfigurable computer. In Proceedings of the IEEE International Conference on Field-Programmable Technology (FPT'05).Google Scholar
- Hasan, M. Z. and Ziavras, S. G. 2007. Runtime partial reconfiguration for embedded vector processors. In Proceedings of the 4th International Conference on Information Technology (ITNG'07), 983--988. Google Scholar
Digital Library
- Hübner, M., and Becker, J. 2006. Exploiting dynamic and partial reconfiguration for FPGAs---toolflow, architecture, and system integration. In Proceedings of the 19th SBCCI Symposium on Integrated Circuits and Systems Design. Google Scholar
Digital Library
- Hymel, R., George, A.D., and Lam, H. 2007. Evaluating partial reconfiguration for embedded FPGA applications. In Proceedings of High-Performance Embedded Computing Workshop (HPEC'07).Google Scholar
- Jeong, B., Yoo, S., AND Choi, K. 1999. Exploiting early partial reconfiguration of runtime reconfigurable FPGAs in embedded systems design. In Proceedings of the ACM/SIGDA 7th International Symposium on Field Programmable Gate Arrays (FPGA'99). Google Scholar
Digital Library
- Kindratenko, V. and Pointer, D. 2006. A case study in porting a production scientific supercomputing application to a reconfigurable computer. In Proceedings IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'06), 16--22. Google Scholar
Digital Library
- Li, Z. and Hauck, S. 2002. Configuration prefetching techniques for partial reconfigurable coprocessor with relocation and defragmentation. In Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA'02), 187--195. Google Scholar
Digital Library
- Li, Z., Compton, K., and Hauck, S. 2000. Configuration caching management techniques for reconfigurable computing. In Proceedings of IEEE Symposium on FPGAs for Custom Computing Machines (FCCM'00), 87--96. Google Scholar
Digital Library
- Michalski, A., Gaj, K., and El-Ghazawi, T. 2003. An implementation comparison of an IDEA encryption cryptosystem on two general-purpose reconfigurable computers. In Proceedings of Field Programmable Logic and Applications (FPL'03).Google Scholar
- Silicon Graphics Inc. 2007. Reconfigurable Application-Specific Computing User's Guide (007-4718-005).Google Scholar
- Smith, M.C. and Peterson, G.D. 2002. Analytical modeling for high performance reconfigurable computers. In Proceedings of the SCS International Symposium on Performance Evaluation of Computer and Telecommunications Systems.Google Scholar
- Smith, M. C. 2002. Analytical modeling of high performance reconfigurable computers: Prediction and analysis of system performance. Ph. D. Dissertation, University of Tennessee, Knoxville. Google Scholar
Digital Library
- Src Computers Inc. 2006. SRC Carte
TM
C Programming Environment v2.2 Guide (SRC-007-18).Google Scholar
- Storaasli, O. 2002. Scientific applications on a NASA reconfigurable hypercomputer. In Proceedings of the Military and Aerospace Programmable Logic Devices Conference (MAPLD) 5th International Conference.Google Scholar
- Taher, M. 2005. Exploiting processing locality for adaptive computing systems. Ph.D. Dissertation, Department of Electrical and Computer Engineering, George Washington University. Google Scholar
Digital Library
- Taher, M., El-Araby, E., and El-Ghazawi, T. 2005. Configuration caching in adaptive computing systems using association rule mining (ARM). In Proceedings of the Dynamic Reconfigurable Systems Workshop (DRS'05).Google Scholar
- Tripp, J. L., Mortveit, H. S., Hansson, A. A., and Gokhale, M. 2005. Metropolitan road traffic simulation on FPGAs. In Proceedings of the 13th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'05), 117--126. Google Scholar
Digital Library
- Ullmann, M., Grimm, B., Hübner, M., and Becker, J. 2004. An FPGA run-time system for dynamical on-demand reconfiguration. In Proceedings of IEEE Parallel and Distributed Processing Symposium.Google Scholar
- Xilinx Inc. 2006. Early Access Partial Reconfiguration User Guide. User Guide 208 (v1.1).Google Scholar
- Xilinx Inc. 2004. Two flows for partial reconfiguration: Module based or difference based. Xilinx Application Note XAPP290 (v1.2).Google Scholar
Index Terms
Exploiting Partial Runtime Reconfiguration for High-Performance Reconfigurable Computing
Recommendations
Performance bounds of partial run-time reconfiguration in high-performance reconfigurable computing
HPRCTA '07: Proceedings of the 1st international workshop on High-performance reconfigurable computing technology and applications: held in conjunction with SC07High-Performance Reconfigurable Computing (HPRC) systems have always been characterized by their high performance and flexibility. Flexibility has been traditionally exploited through the Run-Time Reconfiguration (RTR) provided by most of the available ...
High Speed Dynamic Partial Reconfiguration for Real Time Multimedia Signal Processing
DSD '12: Proceedings of the 2012 15th Euromicro Conference on Digital System DesignThe use of Field Programmable Gate Array (FPGA) based System on Chip (SoC) is a promising approach in Multimedia applications. In SoC, computationally intensive tasks are off-loaded to the hardware logic. A feature introduced with new FPGA devices, ...
Preemption of the Partial Reconfiguration Process to Enable Real-Time Computing With FPGAs
To improve computing performance in real-time applications, modern embedded platforms comprise hardware accelerators that speed up the task’s most compute-intensive parts. A recent trend in the design of real-time embedded systems is to integrate field-...






Comments