skip to main content
10.1145/1508244.1508271acmconferencesArticle/Chapter ViewAbstractPublication PagesasplosConference Proceedingsconference-collections
research-article

DFTL: a flash translation layer employing demand-based selective caching of page-level address mappings

Authors Info & Claims
Published:07 March 2009Publication History

ABSTRACT

Recent technological advances in the development of flash-memory based devices have consolidated their leadership position as the preferred storage media in the embedded systems market and opened new vistas for deployment in enterprise-scale storage systems. Unlike hard disks, flash devices are free from any mechanical moving parts, have no seek or rotational delays and consume lower power. However, the internal idiosyncrasies of flash technology make its performance highly dependent on workload characteristics. The poor performance of random writes has been a cause of major concern, which needs to be addressed to better utilize the potential of flash in enterprise-scale environments. We examine one of the important causes of this poor performance: the design of the Flash Translation Layer (FTL), which performs the virtual-to-physical address translations and hides the erase-before-write characteristics of flash. We propose a complete paradigm shift in the design of the core FTL engine from the existing techniques with our Demand-based Flash Translation Layer (DFTL), which selectively caches page-level address mappings. We develop a flash simulation framework called FlashSim. Our experimental evaluation with realistic enterprise-scale workloads endorses the utility of DFTL in enterprise-scale storage systems by demonstrating: (i) improved performance, (ii) reduced garbage collection overhead and (iii) better overload behavior compared to state-of-the-art FTL schemes. For example, a predominantly random-write dominant I/O trace from an OLTP application running at a large financial institution shows a 78% improvement in average response time (due to a 3-fold reduction in operations of the garbage collector), compared to a state-of-the-art FTL scheme. Even for the well-known read-dominant TPC-H benchmark, for which DFTL introduces additional overheads, we improve system response time by 56%.

References

  1. Amir Ban. Flash File System. In United States Patent, No 5,404,485, 1993.Google ScholarGoogle Scholar
  2. T. Chung, D. Park, S. Park, D. Lee, S. Lee, and H. Song. System Software for Flash Memory: A Survey. In Proceedings of the International Conference on Embedded and Ubiquitous Computing, pages 394--404, August 2006. Google ScholarGoogle ScholarDigital LibraryDigital Library
  3. E. Gal and S. Toledo. Algorithms and Data Structures for Flash Memories. ACM Computing Survey, 37(2):138--163, 2005. ISSN 0360-0300. Google ScholarGoogle ScholarDigital LibraryDigital Library
  4. Flash Drives Hit by High Failure Rates. Flash Drives Hit by High Failure Rates. http://www.techworld.com/storage/news/index.cfm?newsid=11747.Google ScholarGoogle Scholar
  5. G.R. Ganger, B.L. Worthington, and Y.N. Patt. The DiskSim Simulation Environment Version 3.0 Reference Manual.Google ScholarGoogle Scholar
  6. A. Gulati, A. Merchant, and P. J. Varman. pClock: An Arrival Curve based Approach for QoS Guarantees in Shared Storage Systems. In Proceedings of the ACM SIGMETRICS Conference on Measurement and Modeling of Computer Systems, pages 13--24, June 2007. Google ScholarGoogle ScholarDigital LibraryDigital Library
  7. A. Gupta, Y. Kim, and B. Urgaonkar. DFTL: A Flash Translation Layer Employing Demand-based Selective Caching of Page-level Address Mappings. In Technical Report CSE 08-012, Penn State University, August 2008.Google ScholarGoogle Scholar
  8. S. Gurumurthi, A. Sivasubramaniam, M. Kandemir, and H. Franke. DRPM: Dynamic Speed Control for Power Management in Server Class Disks. In Proceedings of the International Symposium on Computer Architecture (ISCA), pages 169--179, June 2003. Google ScholarGoogle ScholarDigital LibraryDigital Library
  9. J. Hennessy and D. Patterson. Computer Architecture -- A Quantitative Approach. Morgan Kaufmann, 2003. Google ScholarGoogle ScholarDigital LibraryDigital Library
  10. HP Labs. Tools and Traces. HP Labs. Tools and Traces. http://tesla.hpl.hp.com/public_software/.Google ScholarGoogle Scholar
  11. J. Kim, J.M. Kim, S.H. Noh, S. Min, and Y. Cho. A Space-Efficient Flash Translation Layer for Compactflash Systems. IEEE Transactions on Consumer Electronics, 48(2):366--375, 2002. Google ScholarGoogle ScholarDigital LibraryDigital Library
  12. D. Jung, Y. Chae, H. Jo, J. Kim, and J. Lee. A Group-based Wear-Leveling Algorithm for Large-Capacity Flash Memory Storage Systems. In Proceedings of the International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES), pages 160--164, September 2007. ISBN 978-1-59593-826-8. Google ScholarGoogle ScholarDigital LibraryDigital Library
  13. J. Kang, H. Jo, J. Kim, and J. Lee. A Superblock-based Flash Translation Layer for NAND Flash Memory. In Proceedings of the International Conference on Embedded Software (EMSOFT), pages 161--170, October 2006. ISBN 1-59593-542-8. Google ScholarGoogle ScholarDigital LibraryDigital Library
  14. R. Karedla, J. Spencer Love, and Bradley G.Wherry. Caching Strategies to Improve Disk System Performance. IEEE Transactions on Computer, 27(3):38--46, 1994. ISSN 0018-9162. Google ScholarGoogle ScholarDigital LibraryDigital Library
  15. A. Kawaguchi, S. Nishioka, and H.Motoda. A Flash-Memory based File System. In Proceedings of the Winter 1995 USENIX Technical Conference, pages 155--164, 1995. Google ScholarGoogle ScholarDigital LibraryDigital Library
  16. H. Kim and S. Ahn. BPLRU: A Buffer Management Scheme for Improving Random Writes in Flash Storage. In Proceedings of the USENIX Conference on File and Storage Technologies (FAST), pages 1--14, Feburary 2008. Google ScholarGoogle ScholarDigital LibraryDigital Library
  17. Y. Kim, S. Gurumurthi, and A. Sivasubramaniam. Understanding the Performance-Temperature Interactions in Disk I/O of Server Workloads. In Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA), Febuary 2006.Google ScholarGoogle Scholar
  18. S. Lee and B. Moon. Design of Flash-based DBMS: An In-Page Logging Approach. In Proceedings of the International Conference on Management of Data (SIGMOD), pages 55--66, August 2007. ISBN 978-1-59593-686-8. Google ScholarGoogle ScholarDigital LibraryDigital Library
  19. S. Lee, D. Park, T. Chung, D. Lee, S. Park, and H. Song. A Log Buffer based Flash Translation Layer Using Fully Associative Sector Translation. IEEE Transactions on Embedded Computing Systems, 6(3):18, 2007. ISSN 1539--9087. Google ScholarGoogle ScholarDigital LibraryDigital Library
  20. S. Lee, D. Shin, Y. Kim, and J. Kim. LAST: Locality-Aware Sector Translation for NAND Flash Memory-Based Storage Systems. In Proceedings of the International Workshop on Storage and I/O Virtualization, Performance, Energy, Evaluation and Dependability (SPEED2008), Feburary 2008.Google ScholarGoogle ScholarDigital LibraryDigital Library
  21. A. Leventhal. Flash Storage Memory. Communications of the ACM, 51(7):47--51, 2008. ISSN 0001-0782. Google ScholarGoogle ScholarDigital LibraryDigital Library
  22. K. M. J. Lofgren, R. D. Norman, G B. Thelin, and A. Gupta. Wear Leveling Techniques for Flash EEPROM. In United States Patent, No 6,850,443, 2005.Google ScholarGoogle Scholar
  23. Micron 16GB Mass Storage. Micron 16GB Mass Storage. http://www.micron.com/products/partdetail?part=MT29F16G08DAAWP.Google ScholarGoogle Scholar
  24. Micron Technical Report (TN-29-07): Small-Block vs. Large-Block NAND Flash Devices. Technical Report (TN-29-07): Small-Block vs. Large-Block NAND Flash Devices. http://www.micron.com/products/nand/technotes.Google ScholarGoogle Scholar
  25. OLTP Trace from UMass Trace Repository. OLTP Trace from UMass Trace Repository. http://traces.cs.umass.edu/index.php/Storage/Storage.Google ScholarGoogle Scholar
  26. Websearch Trace from UMass Trace Repository. Websearch Trace from UMass Trace Repository. http://traces. cs.umass.edu/index.php/Storage/Storage.Google ScholarGoogle Scholar
  27. White Paper: Datacenter SSDs: Solid Footing for Growth. White Paper: Datacenter SSDs: Solid Footing for Growth. http://www.samsung.com/global/business/semiconductor/products/flash/FlashApplicationNote.html.Google ScholarGoogle Scholar
  28. J. Zhang, A. Sivasubramaniam, H. Franke, N. Gautam, Y. Zhang, and S. Nagar. Synthesizing Representative I/O Workloads for TPC-H. In Proceedings of the International Symposium on High Performance Computer Architecture (HPCA), 2004. Google ScholarGoogle ScholarDigital LibraryDigital Library

Index Terms

  1. DFTL: a flash translation layer employing demand-based selective caching of page-level address mappings

Recommendations

Comments

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Sign in

PDF Format

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader
About Cookies On This Site

We use cookies to ensure that we give you the best experience on our website.

Learn more

Got it!