skip to main content
research-article

Design and implementation of a MicroBlaze-based warp processor

Published:22 April 2009Publication History
Skip Abstract Section

Abstract

While soft processor cores provided by FPGA vendors offer designers with increased flexibility, such processors typically incur penalties in performance and energy consumption compared to hard processor core alternatives. The recently developed technology of warp processing can help reduce those penalties. Warp processing is the dynamic and transparent transformation of critical software regions from microprocessor execution to much faster circuit execution on an FPGA. In this article, we describe an implementation of a warp processor on a Xilinx Virtex-II Pro and Spartan3 FPGAs incorporating one or more MicroBlaze soft processor cores. We further provide a detailed analysis of the energy overhead of dynamically partitioning an application's kernels to hardware executing within an FPGA. Considering an implementation that periodically partitions the executing application once every minute, a MicroBlaze-based warp processor implemented on a Spartan3 FPGA achieves average speedups of 5.8× and energy reductions of 49% compared to the MicroBlaze soft processor core alone—providing competitive performance and energy consumption compared to existing hard processor cores.

References

  1. Altera Corp. 2007. http://www.altera.com.Google ScholarGoogle Scholar
  2. Atmel Corp. 2007. http://www.atmel.com.Google ScholarGoogle Scholar
  3. ARM Ltd. 2007. http://www.arm.com.Google ScholarGoogle Scholar
  4. Balboni, A., Fornaciari, W., and Sciuto, D. 1996. Partitioning and exploration in the TOSCA co-design flow. In Proceedings of the International Workshop on Hardware/Software Codesign (CODES'96). IEEE, Los Alamitos, CA, 62--69. Google ScholarGoogle ScholarDigital LibraryDigital Library
  5. Burger, D. and Austin, T. 1997. The SimpleScalar tool set, version 2.0. SIGARCH Comput. Archit. News 25, 3. Google ScholarGoogle ScholarDigital LibraryDigital Library
  6. Eles, P., Peng, Z., Kuchchinski, K., and Doboli, A. 1997. System level hardware/software partitioning based on simulated annealing and tabu search. Kluwer's Des. Autom. Embed. Syst. 2, 1, 5--32.Google ScholarGoogle ScholarDigital LibraryDigital Library
  7. EEMBC. 2005. The embedded microprocessor benchmark consortium. http://www.eembc.org.Google ScholarGoogle Scholar
  8. Ernst, R., Henkel, J., and Benner, T. 1993. Hardware-software cosynthesis for microcontrollers. IEEE Des. Test Comput. 10, 4, 64--75. Google ScholarGoogle ScholarDigital LibraryDigital Library
  9. Gajski, D., Vahid, F., Narayan, S., and Gong, J. 1998. SpecSyn: an environment supporting the specify-explore-refine paradigm for hardware/software system design. IEEE Trans. VLSI Syst. 6, 1, 84--100. Google ScholarGoogle ScholarDigital LibraryDigital Library
  10. Gordon-Ross, A. and Vahid, F. 2003. Frequent loop detection using efficient non-intrusive on-chip hardware. In Proceedings of the Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES'03). ACM, New York, 117--124. Google ScholarGoogle ScholarDigital LibraryDigital Library
  11. Halfhill, T. 2003. MIPS embraces configurable technology. Microprocessor Rep. 7--15.Google ScholarGoogle Scholar
  12. Henkel, J. 1996. A low power hardware/software partitioning approach for core-based embedded systems. In Proceedings of the Design Automation Conference (DAC'96). ACM, New York, 122--127. Google ScholarGoogle ScholarDigital LibraryDigital Library
  13. Henkel, J. and Li, Y. 1998. Energy-conscious HW/SW-partitioning of embedded systems: a case study on an MPEG-2 encoder. In Proceedings of the International Workshop on Hardware/Software Codesign (CODES'98). IEEE, Los Alamitos, CA, 22--27. Google ScholarGoogle ScholarDigital LibraryDigital Library
  14. Henkel, J. and Ernst, R. 1997. A hardware/software partitioner using a dynamically determined granularity. In Proceedings of the Design Automation Conference (DAC'97). ACM, New York, 691--696. Google ScholarGoogle ScholarDigital LibraryDigital Library
  15. Lysecky, R., Stitt, G., and Vahid, F. 2006. Warp processors. ACM Trans. Des. Automat. Elect. Syst. 11, 3, 659--681. Google ScholarGoogle ScholarDigital LibraryDigital Library
  16. Lysecky, R. and Vahid, F. 2004. A configurable logic architecture for dynamic hardware/software partitioning. In Proceedings of the Design Automation and Test in Europe Conference (DATE'04). IEEE, Los Alamitos, CA, 480--485. Google ScholarGoogle ScholarDigital LibraryDigital Library
  17. Lysecky, R. and Vahid, F. 2003. On-chip logic minimization. In Proceedings of the Design Automation Conference (DAC'03). ACM, New York, 334--337. Google ScholarGoogle ScholarDigital LibraryDigital Library
  18. Lysecky, R., Vahid, F., and Tan, S. 2005. A study of the scalability of on-chip routing for just-in-time FPGA compilation. In Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'05). IEEE, Los Alamitos, CA, 57--62. Google ScholarGoogle ScholarDigital LibraryDigital Library
  19. Lysecky, R., Vahid, F., and Tan, S. 2004. Dynamic FPGA routing for just-in-time FPGA compilation. In Proceedings of the Design Automation Conference (DAC'04). ACM, New York, 334--337. Google ScholarGoogle ScholarDigital LibraryDigital Library
  20. Malik, A., Moyer, B., and Cermak, D. 2000. A low power unified cache architecture providing power and performance flexibility. In Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED'00). IEEE, Los Alamitos, CA, 241--243. Google ScholarGoogle ScholarDigital LibraryDigital Library
  21. Stitt, G., Lysecky, R., and Vahid, F. 2003. Dynamic hardware/software partitioning: a first approach. In Proceedings of the Design Automation Conference (DAC'03). ACM, New York, 250--255. Google ScholarGoogle ScholarDigital LibraryDigital Library
  22. Stitt, G. and Vahid, F. 2002a. The energy advantages of microprocessor platforms with on-chip configurable logic. IEEE Des. Test Comput. 9, 6, 36--43. Google ScholarGoogle ScholarDigital LibraryDigital Library
  23. Stitt, G. and Vahid, F. 2002b. Hardware/software partitioning of software binaries. In Proceedings of the International Conference on Computer Aided Design (ICCAD'02). ACM, New York, 164--170. Google ScholarGoogle ScholarDigital LibraryDigital Library
  24. Stitt, G., Vahid, F., and Najjar, W. 2006. A code refinement methodology for performance-improved synthesis from C. In Proceedings of the International Conference on Computer-Aided Design (ICCAD'06). ACM, New York. Google ScholarGoogle ScholarDigital LibraryDigital Library
  25. Tensilica, Inc. 2007. http://www.tensilica.com.Google ScholarGoogle Scholar
  26. Triscend Corp. 2003. http://www.triscend.com.Google ScholarGoogle Scholar
  27. Venkataramani, G., Najjar, W., Kurdahi, F., Bagherzadeh, N., and Bohm, W. 2001. A compiler framework for mapping applications to a coarse-grained reconfigurable computer architecture. In Proceedings of the Conference on Compiler, Architecture and Synthesis for Embedded Systems (CASES'01). ACM, New York, 116--125. Google ScholarGoogle ScholarDigital LibraryDigital Library
  28. Vissers, K. 2004. Programming models and architectures for FPGAs. In Proceedings of the Conference on Compiler, Architecture and Synthesis for Embedded Systems (CASES'04). ACM, New York. Google ScholarGoogle ScholarDigital LibraryDigital Library
  29. Wan, M., Ichikawa, Y., Lidsky, D., and Rabaey, J. 1998. An energy conscious methodology for early design space exploration of heterogeneous DSPs. In Proceedings of the IEEE Custom Integrated Circuits Conference (CICC'98). IEEE, Los Alamitos, CA, 111--117.Google ScholarGoogle Scholar
  30. Xilinx, Inc. 2007. http://www.xilinx.com.Google ScholarGoogle Scholar
  31. Xilinx, Inc. 2003. Xilinx Press Release #03142, http://www.xilinx.com/prs_rls/silicon_spart/03142s3_pricing.htm.Google ScholarGoogle Scholar

Index Terms

  1. Design and implementation of a MicroBlaze-based warp processor

          Recommendations

          Comments

          Login options

          Check if you have access through your login credentials or your institution to get full access on this article.

          Sign in

          Full Access

          PDF Format

          View or Download as a PDF file.

          PDF

          eReader

          View online with eReader.

          eReader
          About Cookies On This Site

          We use cookies to ensure that we give you the best experience on our website.

          Learn more

          Got it!