Abstract
As one of the most promising Spintronics applications, MRAM combines the advantages of high writing and reading speed, limitless endurance, and nonvolatility. The integration of MRAM in FPGAs allows the logic circuit to rapidly configure the algorithm, the routing and logic functions, and easily realize the Runtime Reconfiguration (RTR) and multicontext configuration. However, the conventional MRAM technology based on the Field Induced Magnetic Switching (FIMS) writing approach consumes very high power, large circuit surfaces, and produces high disturbance between memory cells. These drawbacks prevent FIMS-MRAM’s further development in memory and logic circuit. Thermally Assisted Switching (TAS)-based MRAM is then evaluated to address these issues. In this article, some design techniques, novel computing architecture, and logic components for FPGA logic circuits based on TAS-MRAM technology are presented. By using STMicroelectronics CMOS 90nm technology and a complete TAS-MTJ spice model, some chip characteristic results such as the programming latency (~25ns) and power dissipation (~124pJ) have been calculated or simulated to demonstrate the expected performance of TAS-MRAM-based FPGA logic circuits.
- Brown, S., Francis, R., Rose, J., and Vranesic, Z. 1992. Field-Programmable Gate Arrays. Kluwer Academic.Google Scholar
- International Technology Roadmap for Semiconductors (ITRS). 2007. Process integration, devices and structures. 24--25.Google Scholar
- Gallagher, W. J. and Parkin, S. S. P. 2006. Development of the magnetic tunnel junction MRAM at IBM: From first junctions to a 16-Mb MRAM demonstrator chip. IBM J. Res. Develop. 5--23. Google Scholar
Digital Library
- Morris, K. 2005. Flash news flash. FPGA Program. Logic J. 1--4.Google Scholar
- Kim, N. S. 2003. Leakage current: Moore’s law meets the static power. IEEE Comput. Soc. 68--74. Google Scholar
Digital Library
- Prejbeanu, I. L., Kula, W., Ounadjela, K., Sousa, R. C., Redon, O., Dieny, D., and Nozieres, J. P. 2004. Thermally assisted switching in exchange-biased storage layer magnetic tunnel junctions. IEEE Trans. Magnetics, 2625--2627.Google Scholar
Cross Ref
- Prejbeanu, I. L., Kerekes, M., Sousa, R. C., Sibuet, H., Redon, O., Dieny, D. and Nozieres, J. P. 2007. Thermally assisted MRAM. J. Phys. Condensed Matter 19, 165--218.Google Scholar
Cross Ref
- Rappitsch, G. 2003. Statistical SPICE modeling for analog circuit design. In Proceedings of the IEEE ESSCIRC.Google Scholar
- Redon, O., Kerekes, M., Sousa, R., Prejbeanu, L., Sibuet, H., Ponthennier, F., Persico, A., and Nozières, J. P. 2005. Thermo assisted MRAM for low power applications. In Proceedings of the 1st International Conference on Memory Technology and Design (ICMTD’05). 113--114.Google Scholar
- STMicroelectronics. 2007. Manuel of design kit for CMOS 90nm.Google Scholar
- Stojanovic, V. and Oklobdzija, V. G. 1999. Comparative analysis of master-slave latches and flip-flops for high-performance and low-power systems. IEEE J. Solid-State Circ. 536--548.Google Scholar
- Sun, J. Z. 2006. Spin angular momentum transfer in current-perpendicular nanomagnetic junctions. IBM J. Res. Develop. 81--100. Google Scholar
Digital Library
- Wolf, S., Awschalom, D., Buhrman, R., Daughton, J., Von Moulnar, S., Roukes, M., Chtchelkanova, A., and Treger, M. 2001. Spintronics: A spin-based electronics vision for the future: Magnetism and materials. Science, 1488--1495.Google Scholar
- Xilinx Corp. Virtex-4 configuration guide. http://www.xilinx.com/support/documentation/user_guides/ug071.pdf.Google Scholar
- Yuasa, S., Nagahama, T., Fukushima, A., Suzuki, Y., and Ando, K. 2004. Giant room-temperature magnetoresistance in single-crystal Fe/MgO/Fe magnetic tunnel junctions. Nat. Mater. 868--871.Google Scholar
- Zhao, W., Belhaire, E., Javerliac, J., Chappert, C., and Dieny, B. 2006a. Evaluation of a nonvolatile FPGA based on MRAM technology. In Proceedings of the IEEE International Conference on Integrated Circuit Design and Technology. 17--21.Google Scholar
- Zhao, W., Belhaire, E., Javerliac, J., Chappert, C., and Dieny, B. 2006b. A nonvolatile flip-flop in magnetic FPGA chip. In Proceedings of the IEEE International Conference on Design and Test of Integrated Systems in Nanoscale Technology. 323--326.Google Scholar
- Zhao, W., Belhaire, E., Chappert, C., Jacquet, F., and Mazoyer, P. 2008. New nonvolatile logic based on Spin-MTJ. Phys. Status Solidi-a: Appl. Mater. Sci. 205, 6, 1373--1377.Google Scholar
Cross Ref
Index Terms
TAS-MRAM-Based Low-Power High-Speed Runtime Reconfiguration (RTR) FPGA
Recommendations
Design of MRAM based logic circuits and its applications
GLSVLSI '11: Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSIAs the fabrication technology node shrinks down to 90nm or below, high standby power becomes one of the major critical issues for CMOS logic circuits due to the high leakage currents. A number of non-volatile storage technologies such as FRAM, MRAM, ...
Spin transfer torque (STT)-MRAM--based runtime reconfiguration FPGA circuit
As the minimum fabrication technology of CMOS transistor shrink down to 90nm or below, the high standby power has become one of the major critical issues for the SRAM-based FPGA circuit due to the increasing leakage currents in the configuration memory. ...
MRAM Based eFPGAs: Programming and Silicon Flows, Exploration Environments, MRAM Current State in Industry and Its Unique Potentials for FPGAs
RECONFIG '09: Proceedings of the 2009 International Conference on Reconfigurable Computing and FPGAsThe need of non volatility along with the added flexibility of un limited reprogramming like SRAM has lead to the concept of universal memories. MRAM (Magnetoresistive Random Access Memory) is one prominent member of them. At present only Flash is ...






Comments