skip to main content
research-article

TAS-MRAM-Based Low-Power High-Speed Runtime Reconfiguration (RTR) FPGA

Published:01 June 2009Publication History
Skip Abstract Section

Abstract

As one of the most promising Spintronics applications, MRAM combines the advantages of high writing and reading speed, limitless endurance, and nonvolatility. The integration of MRAM in FPGAs allows the logic circuit to rapidly configure the algorithm, the routing and logic functions, and easily realize the Runtime Reconfiguration (RTR) and multicontext configuration. However, the conventional MRAM technology based on the Field Induced Magnetic Switching (FIMS) writing approach consumes very high power, large circuit surfaces, and produces high disturbance between memory cells. These drawbacks prevent FIMS-MRAM’s further development in memory and logic circuit. Thermally Assisted Switching (TAS)-based MRAM is then evaluated to address these issues. In this article, some design techniques, novel computing architecture, and logic components for FPGA logic circuits based on TAS-MRAM technology are presented. By using STMicroelectronics CMOS 90nm technology and a complete TAS-MTJ spice model, some chip characteristic results such as the programming latency (~25ns) and power dissipation (~124pJ) have been calculated or simulated to demonstrate the expected performance of TAS-MRAM-based FPGA logic circuits.

References

  1. Brown, S., Francis, R., Rose, J., and Vranesic, Z. 1992. Field-Programmable Gate Arrays. Kluwer Academic.Google ScholarGoogle Scholar
  2. International Technology Roadmap for Semiconductors (ITRS). 2007. Process integration, devices and structures. 24--25.Google ScholarGoogle Scholar
  3. Gallagher, W. J. and Parkin, S. S. P. 2006. Development of the magnetic tunnel junction MRAM at IBM: From first junctions to a 16-Mb MRAM demonstrator chip. IBM J. Res. Develop. 5--23. Google ScholarGoogle ScholarDigital LibraryDigital Library
  4. Morris, K. 2005. Flash news flash. FPGA Program. Logic J. 1--4.Google ScholarGoogle Scholar
  5. Kim, N. S. 2003. Leakage current: Moore’s law meets the static power. IEEE Comput. Soc. 68--74. Google ScholarGoogle ScholarDigital LibraryDigital Library
  6. Prejbeanu, I. L., Kula, W., Ounadjela, K., Sousa, R. C., Redon, O., Dieny, D., and Nozieres, J. P. 2004. Thermally assisted switching in exchange-biased storage layer magnetic tunnel junctions. IEEE Trans. Magnetics, 2625--2627.Google ScholarGoogle ScholarCross RefCross Ref
  7. Prejbeanu, I. L., Kerekes, M., Sousa, R. C., Sibuet, H., Redon, O., Dieny, D. and Nozieres, J. P. 2007. Thermally assisted MRAM. J. Phys. Condensed Matter 19, 165--218.Google ScholarGoogle ScholarCross RefCross Ref
  8. Rappitsch, G. 2003. Statistical SPICE modeling for analog circuit design. In Proceedings of the IEEE ESSCIRC.Google ScholarGoogle Scholar
  9. Redon, O., Kerekes, M., Sousa, R., Prejbeanu, L., Sibuet, H., Ponthennier, F., Persico, A., and Nozières, J. P. 2005. Thermo assisted MRAM for low power applications. In Proceedings of the 1st International Conference on Memory Technology and Design (ICMTD’05). 113--114.Google ScholarGoogle Scholar
  10. STMicroelectronics. 2007. Manuel of design kit for CMOS 90nm.Google ScholarGoogle Scholar
  11. Stojanovic, V. and Oklobdzija, V. G. 1999. Comparative analysis of master-slave latches and flip-flops for high-performance and low-power systems. IEEE J. Solid-State Circ. 536--548.Google ScholarGoogle Scholar
  12. Sun, J. Z. 2006. Spin angular momentum transfer in current-perpendicular nanomagnetic junctions. IBM J. Res. Develop. 81--100. Google ScholarGoogle ScholarDigital LibraryDigital Library
  13. Wolf, S., Awschalom, D., Buhrman, R., Daughton, J., Von Moulnar, S., Roukes, M., Chtchelkanova, A., and Treger, M. 2001. Spintronics: A spin-based electronics vision for the future: Magnetism and materials. Science, 1488--1495.Google ScholarGoogle Scholar
  14. Xilinx Corp. Virtex-4 configuration guide. http://www.xilinx.com/support/documentation/user_guides/ug071.pdf.Google ScholarGoogle Scholar
  15. Yuasa, S., Nagahama, T., Fukushima, A., Suzuki, Y., and Ando, K. 2004. Giant room-temperature magnetoresistance in single-crystal Fe/MgO/Fe magnetic tunnel junctions. Nat. Mater. 868--871.Google ScholarGoogle Scholar
  16. Zhao, W., Belhaire, E., Javerliac, J., Chappert, C., and Dieny, B. 2006a. Evaluation of a nonvolatile FPGA based on MRAM technology. In Proceedings of the IEEE International Conference on Integrated Circuit Design and Technology. 17--21.Google ScholarGoogle Scholar
  17. Zhao, W., Belhaire, E., Javerliac, J., Chappert, C., and Dieny, B. 2006b. A nonvolatile flip-flop in magnetic FPGA chip. In Proceedings of the IEEE International Conference on Design and Test of Integrated Systems in Nanoscale Technology. 323--326.Google ScholarGoogle Scholar
  18. Zhao, W., Belhaire, E., Chappert, C., Jacquet, F., and Mazoyer, P. 2008. New nonvolatile logic based on Spin-MTJ. Phys. Status Solidi-a: Appl. Mater. Sci. 205, 6, 1373--1377.Google ScholarGoogle ScholarCross RefCross Ref

Index Terms

  1. TAS-MRAM-Based Low-Power High-Speed Runtime Reconfiguration (RTR) FPGA

    Recommendations

    Comments

    Login options

    Check if you have access through your login credentials or your institution to get full access on this article.

    Sign in

    Full Access

    PDF Format

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader
    About Cookies On This Site

    We use cookies to ensure that we give you the best experience on our website.

    Learn more

    Got it!