Abstract
This article proposes a Built-In Self-Test (BIST) method to accurately measure the combinatorial circuit delays on an FPGA. The flexibility of the on-chip clock generation capability found in modern FPGAs is employed to step through a range of frequencies until timing failure in the combinatorial circuit is detected. In this way, the delay of any combinatorial circuit can be determined with a timing resolution of the order of picoseconds. Parallel and optimized implementations of the method for self-characterization of the delay of all the LUTs on an FPGA are also proposed. The method was applied to Altera Cyclone II and III FPGAs . A complete self-characterization of LUTs on a Cyclone II was achieved in 2.5 seconds, utilizing only 13kbit of block RAM to store the results. More extensive tests were carried out on the Cyclone III and the delays of adder circuits and embedded multiplier blocks were successfully measured. This self-measurement method paves the way for matching timing requirements in designs to FPGAs as a means of combating the problem of process variations.
- Abramovici, M. and Stroud, C. E. 2003. BIST-Based delay-fault testing in FPGAs. J. Electron. Test. Theory Appl. 19, 5, 549--558. Google Scholar
Digital Library
- Altera Corp. 2008. Cyclone III Device Handbook, Volume 1. Altera Corporation.Google Scholar
- Cao, K. and Hu, J. 2008. ASIC design flow considering lithography-induced effects. IET Circ. Devices Syst. 2, 1, 23--29.Google Scholar
Cross Ref
- Chan, A. and Roberts, G. 2001. A synthesizable, fast and high-resolution timing measurement device using a component-invariant vernier delay line. In Proceedings of the International Test Conference 2001. 858--867. Google Scholar
Digital Library
- Cheng, L., Xiong, J., He, L., and Hutton, M. 2006. FPGA performance optimization via chipwise placement considering process variations. In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL). 44--49.Google Scholar
- Girard, P., Heron, O., Pravossoudovitch, S., and Renovell, M. 2004. High quality TPG for delay faults in look-up tables of FPGAs. In Proceedings of the 2nd IEEE International Workshop on Electronic Design, Test and Applications (DELTA’04). 83--88. Google Scholar
Digital Library
- Hargreaves, B., Hult, H., and Reda, S. 2008. Within-Die process variations: How accurately can they be statistically modeled? In Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC). 524--530. Google Scholar
Digital Library
- Katsuki, K., Kotani, M., Kobayashi, K., and Onodera, H. 2005. A yield and speed enhancement scheme under within-die variations on 90nm LUT array. In Proceedings of the IEEE Custom Integrated Circuits Conference. 601--604.Google Scholar
- Li, X.-Y., Wang, F., La, T., and Ling, Z.-M. 2004. FPGA as process monitor--An effective method to characterize poly gate CD variation and its impact on product performance and yield. IEEE Trans. Semiconduct. Manufact. 17, 3, 267--272.Google Scholar
Cross Ref
- Matsumoto, Y., Hioki, M., Kawanami, T., Tsutsumi, T., Nakagawa, T., Sekigawa, T., and Koike, H. 2007. Performance and yield enhancement of FPGAs with within-die variation using multiple configurations. In Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA). 169--177. Google Scholar
Digital Library
- Menon, P. R., Xu, W., and Tessier, R. 2006. Design-Specific path delay testing in lookup-table-based FPGAs. IEEE Trans. Comput.-Aided Des. Integrated Circ. Syst. 25, 5, 867--877. Google Scholar
Digital Library
- Nassif, S. 2000. Delay variability: Sources, impacts and trends. In Proceedings of the IEEE International Solid-State Circuits Conference.Google Scholar
Cross Ref
- Pomeranz, I. and Reddy, S. 1992. At-Speed delay testing of synchronous sequential circuits. In Proceedings of the 29th ACM/IEEE Design Automation Conference. 177--181. Google Scholar
Digital Library
- Sedcole, P. and Cheung, P. Y. K. 2006. Within-Die delay variability in 90nm FPGAs and beyond. In Proceedings of the IEEE International Conference on Field-Programmable Technology. 97--104.Google Scholar
- Sedcole, P. and Cheung, P. Y. K. 2007. Parametric yield in FPGAs due to within-die delay variations: A quantitative analysis. In Proceedings of the 15th ACM/SIGDA International Symposium on Field-Programmable Gate Arrays. 178--187. Google Scholar
Digital Library
- Sedcole, P. and Cheung, P. Y. K. 2008. Parametric yield modelling and simulations of FPGA circuits considering within-die delay variations. ACM Trans. Reconfig. Technol. Syst. 1, 2. Google Scholar
Digital Library
- Sedcole, P., Wong, J. S. J., and Cheung, P. Y. K. 2008. Characterisation of FPGA clock variability. In Proceedings of the IEEE Computer Society Annual. Symposium on VLSI (ISVLSI’08). 322--328. Google Scholar
Digital Library
- Szplet, R., Kalisz, J., and Szymanowski, R. 2000. Interpolating time counter with 100 ps resolution on a single FPGA device. IEEE Trans. Instrument. Meas. 49, 4, 879--883.Google Scholar
Cross Ref
- Tahoori, M. B. and Mitra, S. 2007. Application-Dependent delay testing of FPGAs. IEEE Trans. Comput.-Aided Des. Integrated Circ. Syst. 26, 3, 553--563. Google Scholar
Digital Library
- Wang, C.-C., Liou, J.-J., Peng, Y.-L., Huang, C.-T., and Wu, C.-W. 2005. A BIST scheme for FPGA interconnect delay faults. In Proceedings of the 23rd IEEE VLSI Test Symposium (VTSI’05). 201--206. Google Scholar
Digital Library
- Wong, J. S. J., Sedcole, P., and Cheung, P. Y. K. 2007. Self-Characterization of combinatorial circuit delays in FPGAs. In Proceedings of the IEEE International Conference on Field-Programmable Technology. 245--251.Google Scholar
- Xiong, J., Zolotov, V., and He, L. 2006. Robust extraction of spatial correlation. In Proceedings of the International Symposium on Physical Design (ISPD’06). 2--9. Google Scholar
Digital Library
Index Terms
Self-Measurement of Combinatorial Circuit Delays in FPGAs
Recommendations
Detection of bridging faults in logic resources of configurable FPGAs using I_DDQ
ITC '98: Proceedings of the 1998 IEEE International Test ConferenceThis paper presents an IDDQ-based test strategy for detectingbridging faults in the logic resources of reprogrammableField Programmable Gate Arrays (FPGAs). Theapproach utilizes the programmability of the ConfigurableLogic Blocks (CLBs) to achieve 100% ...
Design-specific path delay testing in lookup-table-based FPGAs
Due to the increased use of field-programmable gate arrays (FPGAs) in production circuits with high reliability requirements, the design-specific testing of FPGAs has become an important topic for research. Path delay testing of FPGAs is especially ...
Efficient AES implementations on ASICs and FPGAs
AES'04: Proceedings of the 4th international conference on Advanced Encryption StandardIn this article, we present two AES hardware architectures: one for ASICs and one for FPGAs. Both architectures utilize the similarities of encryption and decryption to provide a high throughput using only a relatively small area. The presented ...






Comments