skip to main content
research-article

Automation Schemes for FPGA Implementation of Wave-Pipelined Circuits

Published:01 June 2009Publication History
Skip Abstract Section

Abstract

Operating frequencies of combinational logic circuits can be increased using Wave-Pipelining (WP), by adjusting the clock periods and clock skews. In this article, Built-In Self-Test (BIST) and System-on-Chip (SOC) approaches are proposed for automating this adjustment and they are evaluated by implementation of filters using a Distributed Arithmetic Algorithm (DAA) and sinewave generator using the COordinate Rotation DIgital Computer (CORDIC). Both the circuits are studied by adopting three schemes: wave-pipelining, pipelining, and nonpipelining. Xilinx Spartan II and Altera Cyclone II FPGAs with Nios II soft-core processor are used for implementation of the circuits with the BIST and SOC approaches, respectively. The proposed schemes increase the speed of the WP circuits by a factor of 1.19--2.6 compared to nonpipelined circuits. The pipelined circuits achieve higher speed than the WP circuits by a factor of 1.13--3.27 at the cost of increase in area and power. When both pipelined and WP circuits are operated at the same frequency, the former dissipates more power for circuits with higher word sizes and for moderate logic depths. The observation regarding the dependence of the superiority of the WP circuits with regard to power dissipation on the logic depth is one of the major contributions of this article.

References

  1. Altera Corp. 2003. Using the LogicLock methodology in the Quartus II design software. Application note 161. Altera, version 3.3.Google ScholarGoogle Scholar
  2. Amudha, V., Venkataramani, B., Kumar, V., and Ravishankar, S. 2007. SOC implementation of HMM-based speaker independent isolated digit recognition system. In Proceedings of the 20th International IEEE Conference on VLSI Design (VLSID’07). 1--6. Google ScholarGoogle ScholarDigital LibraryDigital Library
  3. Andraka, R. 1998. A survey of CORDIC algorithm for FPGAs. In Proceedings of the ACM/SIGDA 6th International Symposium on FPGAs (FPGA’98). 191--200. Google ScholarGoogle ScholarDigital LibraryDigital Library
  4. Boemo, E. I., Lopez-Buedo, S., and Meneses, J. M. 1996. Wave pipelines via LUTs. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS’96), vol. 4, 185--188.Google ScholarGoogle Scholar
  5. Burleson, W. P., Ciesielski, M., Klass, F., and Liu. 1998. Wave-Pipelining: A tutorial and research survey. IEEE Trans. VLS Integr. Syst. 6, 3, 464--474. Google ScholarGoogle ScholarDigital LibraryDigital Library
  6. Lakshminarayanan, G. and Venkataramani, B. 2005. Optimization techniques for FPGA based wave-pipelined DSP blocks. IEEE Trans. VLS Integr. Syst. 13, 7, 783--793. Google ScholarGoogle ScholarDigital LibraryDigital Library
  7. Martin, G. and Chang, H. 2001. System-on-Chip design. In Proceedings of the International Conference on ASIC. 12--17.Google ScholarGoogle Scholar
  8. Nyathi, J. and Delgado-Frias, G. J. 1999. A hybrid wave pipelined network router. IEEE Trans. Circ. Syst. I: Fundam. Theory Appl. 49, 12, 1764--1772.Google ScholarGoogle ScholarCross RefCross Ref
  9. Parhi, K. K. 1999. VLSI Signal Processing Systems. John Wiley & Sons.Google ScholarGoogle Scholar
  10. Smith, M. J. S. 2003. Application Specific Integrated Circuits. Pearson Education Asia Pvt. Ltd, Singapore.Google ScholarGoogle Scholar
  11. Seetharaman, G., Venkataramani, B., and Lakshminarayanan, G. 2006. Design and FPGA implementation of self-tuned wave-pipelined filters. IETE J. Res. 52, 4, 305--313.Google ScholarGoogle ScholarCross RefCross Ref
  12. Gray, T., Liu, W., and Cavin, R. 1993. Wave Pipelining: Theory and Implementation. Kluwer Academic.Google ScholarGoogle Scholar
  13. Tuttlebee, W. 2004. Software Defined Radio: Baseband Technology for 3G. Wiley. Google ScholarGoogle ScholarDigital LibraryDigital Library
  14. Volder, J. E. 1959. The CORDIC trigonometric computing technique. IRE Trans. Electron. Comput. EC-8, 3, 330--334.Google ScholarGoogle ScholarCross RefCross Ref
  15. Wagner, R., Flavio, C., Luigi Carro, W., and Jerraya A. 2003. Strategies for the integration of hardware and software IP components in SOC. VLSI J., 1--31. Google ScholarGoogle ScholarDigital LibraryDigital Library
  16. Walther, J. S. 1971. A unified algorithm for elementary functions. In Proceedings of the Spring Joint Computer Conference. 379--385. Google ScholarGoogle ScholarDigital LibraryDigital Library
  17. Xilinx Documentation library. 2003. Synthesis and Simulation Guide. Xilinx Corporation, San Jose, CA.Google ScholarGoogle Scholar

Index Terms

  1. Automation Schemes for FPGA Implementation of Wave-Pipelined Circuits

      Recommendations

      Comments

      Login options

      Check if you have access through your login credentials or your institution to get full access on this article.

      Sign in

      Full Access

      • Published in

        cover image ACM Transactions on Reconfigurable Technology and Systems
        ACM Transactions on Reconfigurable Technology and Systems  Volume 2, Issue 2
        June 2009
        211 pages
        ISSN:1936-7406
        EISSN:1936-7414
        DOI:10.1145/1534916
        Issue’s Table of Contents

        Copyright © 2009 ACM

        Publisher

        Association for Computing Machinery

        New York, NY, United States

        Publication History

        • Published: 1 June 2009
        • Accepted: 1 March 2009
        • Revised: 1 February 2009
        • Received: 1 July 2008
        Published in trets Volume 2, Issue 2

        Permissions

        Request permissions about this article.

        Request Permissions

        Check for updates

        Qualifiers

        • research-article
        • Research
        • Refereed

      PDF Format

      View or Download as a PDF file.

      PDF

      eReader

      View online with eReader.

      eReader
      About Cookies On This Site

      We use cookies to ensure that we give you the best experience on our website.

      Learn more

      Got it!