Abstract
Operating frequencies of combinational logic circuits can be increased using Wave-Pipelining (WP), by adjusting the clock periods and clock skews. In this article, Built-In Self-Test (BIST) and System-on-Chip (SOC) approaches are proposed for automating this adjustment and they are evaluated by implementation of filters using a Distributed Arithmetic Algorithm (DAA) and sinewave generator using the COordinate Rotation DIgital Computer (CORDIC). Both the circuits are studied by adopting three schemes: wave-pipelining, pipelining, and nonpipelining. Xilinx Spartan II and Altera Cyclone II FPGAs with Nios II soft-core processor are used for implementation of the circuits with the BIST and SOC approaches, respectively. The proposed schemes increase the speed of the WP circuits by a factor of 1.19--2.6 compared to nonpipelined circuits. The pipelined circuits achieve higher speed than the WP circuits by a factor of 1.13--3.27 at the cost of increase in area and power. When both pipelined and WP circuits are operated at the same frequency, the former dissipates more power for circuits with higher word sizes and for moderate logic depths. The observation regarding the dependence of the superiority of the WP circuits with regard to power dissipation on the logic depth is one of the major contributions of this article.
- Altera Corp. 2003. Using the LogicLock methodology in the Quartus II design software. Application note 161. Altera, version 3.3.Google Scholar
- Amudha, V., Venkataramani, B., Kumar, V., and Ravishankar, S. 2007. SOC implementation of HMM-based speaker independent isolated digit recognition system. In Proceedings of the 20th International IEEE Conference on VLSI Design (VLSID’07). 1--6. Google Scholar
Digital Library
- Andraka, R. 1998. A survey of CORDIC algorithm for FPGAs. In Proceedings of the ACM/SIGDA 6th International Symposium on FPGAs (FPGA’98). 191--200. Google Scholar
Digital Library
- Boemo, E. I., Lopez-Buedo, S., and Meneses, J. M. 1996. Wave pipelines via LUTs. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS’96), vol. 4, 185--188.Google Scholar
- Burleson, W. P., Ciesielski, M., Klass, F., and Liu. 1998. Wave-Pipelining: A tutorial and research survey. IEEE Trans. VLS Integr. Syst. 6, 3, 464--474. Google Scholar
Digital Library
- Lakshminarayanan, G. and Venkataramani, B. 2005. Optimization techniques for FPGA based wave-pipelined DSP blocks. IEEE Trans. VLS Integr. Syst. 13, 7, 783--793. Google Scholar
Digital Library
- Martin, G. and Chang, H. 2001. System-on-Chip design. In Proceedings of the International Conference on ASIC. 12--17.Google Scholar
- Nyathi, J. and Delgado-Frias, G. J. 1999. A hybrid wave pipelined network router. IEEE Trans. Circ. Syst. I: Fundam. Theory Appl. 49, 12, 1764--1772.Google Scholar
Cross Ref
- Parhi, K. K. 1999. VLSI Signal Processing Systems. John Wiley & Sons.Google Scholar
- Smith, M. J. S. 2003. Application Specific Integrated Circuits. Pearson Education Asia Pvt. Ltd, Singapore.Google Scholar
- Seetharaman, G., Venkataramani, B., and Lakshminarayanan, G. 2006. Design and FPGA implementation of self-tuned wave-pipelined filters. IETE J. Res. 52, 4, 305--313.Google Scholar
Cross Ref
- Gray, T., Liu, W., and Cavin, R. 1993. Wave Pipelining: Theory and Implementation. Kluwer Academic.Google Scholar
- Tuttlebee, W. 2004. Software Defined Radio: Baseband Technology for 3G. Wiley. Google Scholar
Digital Library
- Volder, J. E. 1959. The CORDIC trigonometric computing technique. IRE Trans. Electron. Comput. EC-8, 3, 330--334.Google Scholar
Cross Ref
- Wagner, R., Flavio, C., Luigi Carro, W., and Jerraya A. 2003. Strategies for the integration of hardware and software IP components in SOC. VLSI J., 1--31. Google Scholar
Digital Library
- Walther, J. S. 1971. A unified algorithm for elementary functions. In Proceedings of the Spring Joint Computer Conference. 379--385. Google Scholar
Digital Library
- Xilinx Documentation library. 2003. Synthesis and Simulation Guide. Xilinx Corporation, San Jose, CA.Google Scholar
Index Terms
Automation Schemes for FPGA Implementation of Wave-Pipelined Circuits
Recommendations
Design and Implementation of Automated Wave-Pipelined Circuit Using ASIC
ISMS '12: Proceedings of the 2012 Third International Conference on Intelligent Systems Modelling and SimulationWave-pipelining enables a digital circuit to be operated at higher frequency. In the literature, only trial and error and manual procedures are adopted for the choice of the optimum value of clock and clock skew between the I/O registers of wave-...
Optimization techniques for FPGA-based wave-pipelined DSP blocks
In this paper, techniques for efficient implementation of field-programmable gate-array (FPGA)-based wave-pipelined (WP) multipliers, accumulators, and filters are presented. A comparison of the performance of WP and pipelined systems has been made. ...
Built in Self Test Based Design of Wave-Pipelined Circuits in ASICs
VLSID '09: Proceedings of the 2009 22nd International Conference on VLSI DesignWave-pipelining enables digital systems to be operated at higher frequencies by properly selecting the clock periods and clock skews so as to latch the output of combinational logic circuits at stable periods. In the literature, only trial and error and ...






Comments