ABSTRACT
The fine-grained parallelism inherent in FPGAs has encouraged their use in packet processing systems. Debugging and performance evaluation of such complex designs can be significantly improved through debug information that provides a system-level perspective and hides the complexity of signal-level debugging. In this paper we present a debugging system that permits transaction-based communication-centric monitoring of packet processing systems. We demonstrate, using two different examples, how this system can improve the debugging information and abstract lower level detail. Furthermore, we demonstrate that transaction monitoring systems require fewer resources than conventional RTL debugging systems and can provide a system-level perspective not permitted by traditional tools.
- Kevin Camera and Robert W. Brodersen. An integrated debugging environment for FPGA computing platforms. In International Conference on Field Programmable Logic and Applications (FPL), pages 311--316, Heidelberg, Germany, September 2008. Google Scholar
Digital Library
- Kevin Camera, Hayden Kwok-Hay So, and Robert W. Brodersen. An integrated debugging environment for reprogrammble hardware systems. In Proc. International Symposium on Automated Analysis-driven debugging (AADEBUG), pages 111--116, Monterey, California, USA, September 2005. Google Scholar
Digital Library
- Kees Goossens, Calin Ciordas¸, Twan Basten, Andrei Radulescu, and Andre Boon. Transaction monitoring in networks on chip: The on-chip run-time perspective. In Proc. IEEE Symposium on Industrial Embedded Systems (SIES), pages 1--10, Antibes Juan-Les-Pins, France, October 2006.Google Scholar
- Kees Goossens, Bart Vermeulen, Remco van Steeden, and Martijn Bennebroek. Transaction-based communication-centric debug. In Proc. IEEE First International Symposium on Networks-on-Chip, pages 95--106, Princeton, NJ, USA, May 2007. Google Scholar
Digital Library
- Ulf Lamping, Richard Sharpe, and Ed Warnicke. Wireshark User's Guide. Wireshark Foundation, 2008. URL http://www.wireshark.org/.Google Scholar
- Orest Oltu, Petru L. Milea, and Alexandru Simion. Testing of digital circuitry using xilinx chipscope logic analyzer. In Proc. International Semiconductor Conference (CAS), pages 471--474, Sinaia, Romania, October 2005.Google Scholar
Cross Ref
- Lesley Shannon and Paul Chow. Maximizing system performance: Using reconfigurability to monitor system communications. In Proc. IEEE International Conference on Field-Programmable Technology (ICFPT), pages 231--238, Brisbane, Australia, December 2004.Google Scholar
Cross Ref
- Identify RTL Debugger. Synopsys, Inc., August 2008. URL http://www.synplicity.com/products/identify/.Google Scholar
- ChipScope Pro 10.1 Software and Cores User Guide. Xilinx, March 2008. URL http://www.xilinx.com/ise/optional_prod/cspro.htmGoogle Scholar
Index Terms
Debugging FPGA-based packet processing systems through transaction-level communication-centric monitoring
Recommendations
Debugging FPGA-based packet processing systems through transaction-level communication-centric monitoring
LCTES '09The fine-grained parallelism inherent in FPGAs has encouraged their use in packet processing systems. Debugging and performance evaluation of such complex designs can be significantly improved through debug information that provides a system-level ...
Architectural Comparison of Instruments for Transaction Level Monitoring of FPGA-Based Packet Processing Systems
FCCM '09: Proceedings of the 2009 17th IEEE Symposium on Field Programmable Custom Computing MachinesThe fine-grained parallelism inherent in FPGAs has encouraged their use in packet processing systems. To facilitate debugging and performance evaluation, designers require on-chip monitors that provide abstractions of low-level details and a system-...
Transaction-Based Communication-Centric Debug
NOCS '07: Proceedings of the First International Symposium on Networks-on-ChipThe behaviour of systems on chip (SOC) is complex because they contain multiple processors that interact through concurrent interconnects, such as networks on chip (NOC). Debugging such SOCs is hard. Based on a classification of debug scope and ...







Comments