skip to main content
research-article

An efficient placement and routing technique for fault-tolerant distributed embedded computing

Published:24 July 2009Publication History
Skip Abstract Section

Abstract

This article presents an efficient technique for placement and routing of sensors/actuators and processing units in a grid network. The driver application that we present is a medical jacket, which requires an extremely high level of robustness and fault tolerance. The power consumption of such jacket is another key technological constraint. Our proposed interconnection network is a mesh of wires. A jacket made of fabric and wires would be susceptible to accidental damage via tears. By modeling the tears, we evaluate the probability of having failures on every segment of wires in our mesh interconnection network. Then, we study two problems of placement and routing in the sensor networks such that the fault tolerance is maximized while the power consumption is minimized. We develop efficient integer linear programming (ILP) formulations to address these problems and perform both placement and routing, simultaneously. This ensures that the solution is a lower bound for both problems. We evaluate the effectiveness of our proposed techniques on a variety of benchmarks.

References

  1. Barrenechea, G., Beferull-Lozano, B., and Vetterli, M. 2004. Lattice sensor networks: Capacity limits, optimal routing and robustness to failures. In Proceedings of the 3rd International Symposium on Information Processing in Sensor Networks (IPSN'04). ACM, New York, 186--195. Google ScholarGoogle ScholarDigital LibraryDigital Library
  2. Bona, M. 1994. Textile Quality. Texilia, Manchester, UK.Google ScholarGoogle Scholar
  3. Burstein, M. and Pelavin, R. 1983. Hierarchical wire routing. IEEE Trans. Comput. Aid. Des. Integr. Circ. Syst. 2, 4, 223--234.Google ScholarGoogle ScholarDigital LibraryDigital Library
  4. Caldwell, A. E., Choi, H.-J., Kahng, A. B., Mantik, S., Potkonjak, M., Qu, G., and Wong, J. L. 1999. Effective iterative techniques for fingerprinting design ip. In Proceedings of the 36th ACM/IEEE Conference on Design Automation (DAC'99). ACM, New York, 843--848. Google ScholarGoogle ScholarDigital LibraryDigital Library
  5. Chan, T. F., Cong, J., Kong, T., and Shinnerl, J. R. 2000. Multi-level optimization for large-scale circuit placement. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD'00). IEEE, Los Alamitos, 171--176. Google ScholarGoogle ScholarDigital LibraryDigital Library
  6. Dunlop, A. E. and Kernighan, B. W. 1985. A Procedure for Placement of Standard Cell VLSI Circuits. IEEE Trans. Comput.-Aid. Des. Integr. Circ. 4, 1, 92--98.Google ScholarGoogle ScholarDigital LibraryDigital Library
  7. Hall, K. 1970. An r-dimensional quadratic placement algorithm. Manage. Sci. 17, 3, 219--229.Google ScholarGoogle Scholar
  8. Kao, J.-C. and Marculescu, R. 2005. Energy-aware routing for e-textile applications. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE'05). IEEE Computer Society, Washington, DC, 184--189. Google ScholarGoogle ScholarDigital LibraryDigital Library
  9. Karypis, G., Aggarwal, R., Kumar, V., and Shekhar, S. 1997. Multi-level hyper-graph partitioning: Application in vlsi domain. In Proceedings of the 34th Annual Conference on Design Automation (DAC'97). ACM, New York, 526--529. Google ScholarGoogle ScholarDigital LibraryDigital Library
  10. Kleinhans, J. M., Sigl, G., Johannes, F. M., and Antreich, K. J. 1991. Gordon: Vlsi Placement by quadratic programming and slicing optimization. IEEE Trans. Comput.-Aid. Des. Integr. Circ. 10, 3, 365.Google ScholarGoogle ScholarDigital LibraryDigital Library
  11. Lee, J. 1961. An algorithm for path connection and its application. IEEE Trans. Electron. Comput. EC-10, 3, 346--365.Google ScholarGoogle ScholarCross RefCross Ref
  12. Meoli, D. and May-Plumlee, T. 2002. Interactive electronic textile development: A review of technologies. J. Textile Apparel Tech. Manage. 2, 2, 1--12.Google ScholarGoogle Scholar
  13. N. Lek, R. T. and Kang, S. 1992. A new global router using zero-one integer linear programming techniques for sea-of-gates and custom logic arrays. IEEE Trans. Comput.-Aid Des. Integr. Circ. Syst. 11, 12, 1479--1494.Google ScholarGoogle ScholarDigital LibraryDigital Library
  14. Ni, L. M. and McKinley, P. K. 1993. A survey of wormhole routing techniques in direct networks. IEEE Comput. 26, 2. Google ScholarGoogle ScholarDigital LibraryDigital Library
  15. Primentas, A. 2001. Puncture and tear of woven fabrics. J. Textile Apparel Tech. Manage. 1, 4, 1--8.Google ScholarGoogle Scholar
  16. Quinn, N. and Breuer, M. 1979. A force directed component placement procedure for printed circuit boards. IEEE Trans. Circ. Syst. 26, 6, 377--388.Google ScholarGoogle ScholarCross RefCross Ref
  17. Sarrafzadeh, M. and Wong, C. K. 1996. An Introduction to VLSI Physical Design. McGraw- Hill Higher Education, New York. Google ScholarGoogle ScholarDigital LibraryDigital Library
  18. Shahookar, K. and Mazumder, P. 1990. A genetic approach to standard cell placement using meta-genetic parameter optimization. IEEE Trans. Comput.-Aid. Des. Integr. Circ. 9, 5, 500--511.Google ScholarGoogle ScholarDigital LibraryDigital Library
  19. Sherwani, N. A. 1995. Algorithms for VLSI Physical Design Automation. Kluwer Academic Publishers, Norwell, MA. Google ScholarGoogle ScholarDigital LibraryDigital Library
  20. Shragowitz, E. and Keel, S. 1987. A global router based on a multi-commodity flow model. Integr. VLSI J. 5, 1, 3--16. Google ScholarGoogle ScholarDigital LibraryDigital Library
  21. Stanley-Marbell, P., Marculescu, D., Marculescu, R., and Khosla, P. K. 2003. Modeling, analysis, and self-management of electronic textiles. IEEE Trans. Comput. 52, 8, 996--1010. Google ScholarGoogle ScholarDigital LibraryDigital Library
  22. Sun, W. J. and Sechen, C. 1995. Efficient and effective placement for very large circuits. IEEE Trans. Comput.-Aid. Des. Integr. Circ. 14, 3, 349--359. Google ScholarGoogle ScholarDigital LibraryDigital Library
  23. Wang, M., Yang, X., and Sarrafzadehf, M. 2000. Dragon2000: Standard-cell placement tool for large industry circuits. In Proceedings of the International Conference on Computer-Aided Design (ICCASD'00). IEEE Computer Society, Los Alamitos, 260--263. Google ScholarGoogle ScholarDigital LibraryDigital Library
  24. Witkowska, B. and Frydrych, I. 2004. A comparative analysis of tear strength methods. Fibres and Textiles in Eastern Europe 12, 2, 42--47.Google ScholarGoogle Scholar

Index Terms

  1. An efficient placement and routing technique for fault-tolerant distributed embedded computing

                Recommendations

                Comments

                Login options

                Check if you have access through your login credentials or your institution to get full access on this article.

                Sign in

                Full Access

                • Article Metrics

                  • Downloads (Last 12 months)3
                  • Downloads (Last 6 weeks)2

                  Other Metrics

                PDF Format

                View or Download as a PDF file.

                PDF

                eReader

                View online with eReader.

                eReader
                About Cookies On This Site

                We use cookies to ensure that we give you the best experience on our website.

                Learn more

                Got it!