Abstract
We develop a rigorous semantics for Power and ARM multiprocessor programs, including their relaxed memory model and the behaviour of reasonable fragments of their instruction sets. The semantics is mechanised in the HOL proof assistant. This should provide a good basis for informal reasoning and formal verification of low-level code for these weakly consistent architectures, and, together with our x86 semantics, for the design and compilation of high-level concurrent languages.
Index Terms
(auto-classified)The semantics of power and ARM multiprocessor machine code (abstract only)
Recommendations
The semantics of power and ARM multiprocessor machine code
DAMP '09: Proceedings of the 4th workshop on Declarative aspects of multicore programmingWe develop a rigorous semantics for Power and ARM multiprocessor programs, including their relaxed memory model and the behaviour of reasonable fragments of their instruction sets. The semantics is mechanised in the HOL proof assistant. This should ...
Hoare logic for ARM machine code
FSEN'07: Proceedings of the 2007 international conference on Fundamentals of software engineeringThis paper shows how a machine-code Hoare logic is used to lift reasoning from the tedious operational model of a machine language to a manageable level of abstraction without making simplifying assumptions. A Hoare logic is placed on top of a high-...
On abstract resource semantics and computability logic
We show that the uniform validity is equivalent to the non-uniform validity for Blass' semantics of [A. Blass, A game semantics for linear logic, Ann. Pure Appl. Logic 56 (1992) 183-220]. We present a shorter proof (than that of [G. Japaridze, The ...






Comments