Lang Lin
ABSTRACT
Embedded cryptosystems show increased vulnerabilities to implementation attacks such as power analysis. CMOS technology trends are causing increased process variations which impact the data-dependent power of deep submicron cryptosystem designs. In this paper, we use Monte Carlo methods in SPICE circuit simulations to analyze the statistical properties of the data-dependent power with predictive 45nm CMOS device and ITRS process variation models. In addition to the "measurement to disclosure" (MTD) used in [3], we define a lower level metric, Power-Attack Tolerance (PAT), to model both dynamic power and leakage power data-dependence. We show that the PAT of a typical cryptographic component implementation using CMOS standard-cells can significantly deteriorate due to process variations, thus increasing the component's vulnerability to power attacks. Power-attack-resistant logic styles (e.g. SABL [9]) have been developed which increase PAT by an order of magnitude by balancing power consumption at the gate level with considerable overhead. However in the presence of process variations, the degradation probability of MTD is 57%. To mitigate this problem, we demonstrate a transistor sizing optimization method that can reduce such negative impacts to only 18% with minimal power and area overhead.
- P. Kocher, J. Jaffe, B. Jun, "Differential Power Analysis", CRYPTO, LNCS 1666, pp. 388--397, 1999. Google Scholar
Digital Library
- S. Mangard, "Hardware Countermeasures Against DPA -- A Statistical Analysis of Their Effectiveness", CT-RSA, LNCS 2964, pp. 222--235, 2004.Google Scholar
- K. Tiri, I. Verbauwhede, "A digital design flow for secure integrated circuits," IEEE Transaction on CAD, vol. 25(7), pp. 1197--1208, 2006. Google ScholarDigital Library
- K. Tiri, I. Verbauwhede, "Simulation models for side-channel information leaks," ACM/IEEE DAC, pp. 228--233, 2005. Google ScholarDigital Library
- L. Lin, W. Burleson, "Leakage-based differential power analysis (LDPA) on sub-90nm CMOS cryptosystems", IEEE ISCAS, pp. 252--255, 2008.Google Scholar
- J. Tschanz, J. Kao, S. Narendra, R. Nair, D. Antoniadis, A. Chandrakasan, V. De, "Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage," IEEE Journal of Solid-State Circuits, Vol. 37(11), pp. 1396--1402, 2002.Google ScholarCross Ref
- K. Tiri, "Side-channel attack pitfalls," ACM/IEEE DAC, pp. 15--20, 2007. Google ScholarDigital Library
- D. Agrawal, S. Baktir, D. Karakoyunlu, P. Rohatgi, B. Sunar, "Trojan detection using IC fingerprinting," IEEE Symposium on Security and Privacy, pp. 296--310, 2007. Google ScholarDigital Library
- K. Tiri, I. Verbauwhede, "Securing Encryption Algorithms against DPA at the Logic Level: Next Generation Smart Card Technology," CHES, LNCS, vol. 2779, pp. 125--136, 2003.Google Scholar
- P. Yu, P. Schaumont, "Secure FPGA circuits using controlled placement and routing," ACM/IEEE CODES+ISSS, pp. 45--50, 2007. Google ScholarDigital Library
- S. Mukhopadhyay, K. Roy, "Modeling and estimation of total leakage current in nano-scaled CMOS devices considering the effect of parameter variation," ACM/IEEE ISLPED, pp. 172--175, 2003. Google ScholarDigital Library
- R. Rao, A. Srivastava, D. Blaauw, D. Sylvester, "Statistical estimation of leakage current considering inter- and intra-die process variation," ACM/IEEE ISLPED, pp. 84--89, 2003. Google ScholarDigital Library
- International Technology Roadmap for Semiconductors, 2006, http://public.itrs.net.Google Scholar
- W. Zhao, Y. Cao, "New generation of predictive technology model for sub-45nm design exploration," IEEE ISQED, pp. 585--590, 2006. Google ScholarDigital Library
- W. Mendenhall, and T. Sincich, "Statistics for engineering and the sciences," 5th edition, by Prentice Hall, 2007. Google ScholarDigital Library
- S. Bhunia, S. Mukhopadhyay, K. Roy, "Process variations and process-tolerant design," IEEE VLSI Design, pp. 699--704, 2007. Google ScholarDigital Library
- K. Takeuchi, T. Tatsumi, A. Furukawa, "Channel engineering for the reduction of random-dopant-placement-induced threshold voltage fluctuation," IEEE IEDM, pp. 841--844, 1997.Google Scholar
- R. Brodersen, M. Horowitz, D. Markovic, B. Nikolic, V. Stojanovic, "Methods for true power minimization", ACM/IEEE ICCAD, pp. 35--42, 2002. Google ScholarDigital Library
- P. Gupta, A. Kahng, P. Sharma, D. Sylvester, "Selective gate-level biasing for cost-effective runtime leakage control," ACM/IEEE DAC, pp. 327--330, 2004. Google ScholarDigital Library
Index Terms
Analysis and mitigation of process variation impacts on Power-Attack Tolerance
Recommendations
A robust and low-power near-threshold SRAM in 10-nm FinFET technology
This paper presents a robust and low-power single-ended robust 11T near-threshold SRAM cell in 10-nm FinFET technology. The proposed cell eliminates write disturbance and enhances write performance by disconnecting the path between cross-coupled ...
Statistical aging analysis with process variation consideration
ICCAD '11: Proceedings of the International Conference on Computer-Aided DesignAs CMOS devices become smaller, process and aging variations become a major issue for circuit reliability and yield. In this paper, we analyze the effects of process variations on aging effects such as hot carrier injection (HCI) and negative bias ...
Effectiveness of low power dual-Vt designs in nano-scale technologies under process parameter variations
ISLPED '05: Proceedings of the 2005 international symposium on Low power electronics and designThis paper explores the effectiveness of dual-Vt design under aggressive scaling of technology, which results in significant increase in all components of leakage (subthreshold, gate and junction tunneling) while having large variations in process ...
Comments