Electromigration for microarchitects

Abstract

Degradation of devices has become a major issue for processor design due to continuous device shrinkage and current density increase. Transistors and wires suffer high stress, and failures may appear in the field. In particular, wires degrade mainly due to electromigration when driving current. Techniques to mitigate electromigration to some extent have been proposed from the circuit point of view, but much effort is still required from the microarchitecture side to enable wire scaling in future technologies.

This survey brings to the microarchitecture community a comprehensive study of the causes and implications of electromigration in digital circuits and describes the challenges that must be faced to mitigate electromigration by means of microarchitectural solutions.

References

1. Ajami, A. H., Banerjee, K., and Pedram, M. 2005. Scaling analysis of on-chip power grid voltage variations in nanometer scale ULSI. Analog Integrat. Circuits Signal Process. 42, 3, 277--290.
2. Arnaud, L., Tartavel, G. L., and Ulmer, P. W. 1998. Analysis of Blech product threshold in passivated AlCu interconnections. In Proceedings of the IEEE International Interconnect Technology Conference. IEEE, Los Alamitos, CA, 289--291.
3. Atakov, E. M., Sriram, T. S., Dunnell, D., and Pizzanello, S. 1998. Effect of VLSI interconnect layout on electromigration performance. In Proceedings of the 36th International Reliability Physics Symposium (IRPS'98), IEEE, Los Alamitos, CA, 348--355.
4. Black, J. R. 1969. Electromigration failure modes in aluminum metallization for semiconductor devices. Proc. IEEE 57, 9, 1587--1594.
5. Blech, I. A. 1976. Electromigration in thin aluminum films on titanium nitride. J. Appl. Phys. 47, 4, 1203--1208.
6. Blech, I. A. and Meieran, E. S. 1967. Direct transmission electron microscope observation of electrotransport in aluminum thin films. Appl. Phys. Lett. 11, 8, 263--266.
7. Borkar, S. 2006. Extending and expanding Moore's law -- Challenges and opportunities. In Proceedings of the 2nd Workshop on System Effects of Logic Soft Errors (SELSE'06).
8. Buerke, A., Wendrock, H., and Wetzig, K. 2000. Study of electromigration damage in Al interconnect lines inside a SEM. Crystal Res. Technol. 35, 6--7, 721--730.
9. Cadence. 2002a. Electromigration for designers: An introduction for the non-specialist. White paper, Cadence.
10. Cadence. 2002b. Power grid verification. White paper, Cadence.
11. Cai, Y., Pan, Z., Tan, S. X.-D., Hong, X., Hou, W., and Wu, L. 2005. Relaxed hierarchical power/ground grid analysis. In Proceedings of the Conference on Asia South Pacific Design Automation (ASP-DAC'05). ACM, New York, 1090--1093.
12. Chiarulli, D. M., Bakos, J. D., Martin, J. R., and Levitan, S. P. 2005. Area, power, and pin efficient bus transceiver using multi-bit-differential signaling. In Proceedings of the International Symposium on Circuits and Systems (ISCAS'05). IEEE, Los Alamitos, CA, 1662--1665.
13. Choi, J., Wan, L., Swaminathan, M., Beker, B., and Master, R. 2002. Modeling of realistic onchip power grid using the FDTD method. In Proceedings of the IEEE International Symposium on Electromagnetic Compatibility (EMC'02). IEEE, Los Alamitos, CA, 238--243.
14. Dasgupta, A. and Karri, R. 1996. Electromigration reliability enhancement via bus activity distribution. In Proceedings of the 33rd Annual Conference on Design Automation (DAC'96). ACM, New York, 353--356.
15. De Gelas, J. 2006. Intel Core versus AMD's K8 architecture. AnandTech. http://www.anandtech.com.
16. De Munari, I., Scorzoni, A., Tamarri, F., and Fantini, F. 1995. Activation energy in the early stage of electromigration in Al-1% Si/TiN/Ti bamboo lines. Semiconductor Sci. Technol. 10, 3, 255--259.
17. D'Heurle, F. M. 1971. Electromigration and failure in electronics: An introduction. Proc. IEEE 59, 10, 1409--1418.
18. JEDEC. 2002. Failure mechanisms and models for semiconductor devices. JEDEC Publication JEP122-A.
19. Lienig, J. 2006. Introduction to electromigration-aware physical design. In Proceedings of the International Symposium on Physical Design (ISPD'06). ACM, New York, 39--46.
20. Lienig, J. and Jerke, G. 2005. Electromigration-aware physical design of integrated circuits. In Proceedings of the 18th International Conference on VLSI Design (VLSID'05). (held jointly with the4th International Conference on Embedded Systems Design). IEEE, Los Alamitos, CA, 77--82.
21. Liew, B. K., Cheung, N. W., and Hu, C. 1990. Projecting interconnect electromigration lifetime for arbitrary current waveforms. IEEE Trans. Electron Devices 37, 5, 1343--1351.
22. Maiz, J. A. 1989. Characterization of electromigration under bidirectional (BC) and pulsed unidirectional (PDC) currents. In Proceedings of the 27th International Reliability Physics Symposium (IRPS'89). IEEE, Los Alamitos, CA, 220--228.
23. Nguyen, H. V., Salm, C., Mouthaan, T. J., and Kuper, F. G. 2001. Modelling of the reservoir effect on electromigration lifetime. In Proceedings of the 8th International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA'01). IEEE, Los Alamitos, CA, 169--173.
24. Scorzoni, A., Neri, B., Caprile, C., and Fantini, F. 1991. Electromigration in thin-film interconnection lines: Models, methods and results. Material Sci. Rep. 7, 4--5, 143--220.
25. Semiconductors Industry Association (SIA). 2003. International technology roadmap for semiconductors.
26. Semiconductors Industry Association (SIA). 2005. International technology roadmap for semiconductors.
27. Shin, J., Zyuban, V., Hu, Z., Rivers, J., and Bose, P. 2007. A framework for architecture-level lifetime reliability modeling. In Proceedings of the 37th Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN'07). IEEE, Los Alamitos, CA, 534--543.
28. Srinivasan, J., Adve, S. V., Bose, P., and Rivers, J. A. 2004a. The case for lifetime reliability-aware microprocessors. In Proceedings of the 31st Annual International Symposium on Computer Architecture (ISCA'04). IEEE, Los Alamitos, CA, 276.
29. Srinivasan, J., Adve, S. V., Bose, P., and Rivers, J. A. 2004b. The impact of technology scaling on lifetime reliability. In Proceedings of the International Conference on Dependable Systems and Networks (DSN'04). IEEE, Los Alamitos, 177--186.
30. Steele, G., Overhauser, D., Rochel, S., and Hussain, S. Z. 1998. Full-chip verification methods for DSM power distribution systems. In Proceedings of the 35th Annual Conference on Design Automation (DAC'98). ACM, New York, 744--749.
31. Su, H., Hu, J., Sapatnekar, S. S., and Nassif, S. R. 2004. A methodology for the simultaneous design of supply and signal networks. IEEE Trans. Comput.-Aid. Des. Integrat. Circuits Syst. 23, 12, 1614--1624.
32. Sun, Y., Zhou, P., Kim, D. Y., Goodson, K. E., and Wong, S. S. 2002. Recovery of open via after electromigration in Cu dual damascene interconnect. In Proceedings of the 40th International Reliability Physics Symposium (IRPS'02). IEEE, Los Alamitos, CA, 435--436.
33. Tao, J., Chen, J. F., Cheung, N. W., and Hu, C. 1996. Modeling and characterization of electromigration failures under bidirectional current stress. IEEE Trans. Electron Devices 43, 5, 800--808.
34. Toshiba Corp. 2002. Semiconductor reliability handbook (discrete devices).
35. Venkateswaran, N., Balaji, S., and Sridhar, V. 2005. Fault tolerant bus architecture for deep submicron based processors. SIGARCH Comput. Archit. News 33, 1, 148--155.
36. Wang, K. and Marek-Sadowska, M. 2005. On-chip power supply network optimization using multigrid-based technique. IEEE Trans. Comput.-Aid. Des. Integrat. Circuits Syst. 24, 3, 407--417.

Index Terms

• Hardware

  • Emerging technologies

  • Hardware test

  • Integrated circuits

    • Interconnect

  • Robustness

  • Very large scale integration design