ABSTRACT
A large number of embedded systems include 8-bit microcontrollers for their energy efficiency and low cost. Multi-bank memory architecture is commonly applied in 8-bit microcontrollers to increase the size of memory without extending address buses. To switch among different memory banks, a special instruction, Bank Selection, is used. How to minimize the number of bank selection instructions inserted is important to reduce code size for embedded systems.
In this paper, we consider how to insert the minimum number of bank selection instructions in a program to achieve feasibility. A program can be represented by a control flow graph (CFG). We prove that it is NP-Hard to insert the minimum number of bank selection instructions if all the variables are pre-assigned to memory banks. Therefore, we introduce a 2-approximation algorithm using a rounding method. When the CFG is a tree or the out-degree of each node in the CFG is at most two, we show that we can insert the bank selection instructions optimally in polynomial time. We then consider the case when there are some nodes that do not access any memory bank and design a dynamic programming method to compute the optimal insertion strategy when the CFG is a tree. Experimental result shows the proposed techniques can reduce bank selection instructions significantly on partitioned memory architecture.
- Freescale. http://www.freescale.com.Google Scholar
- Semico. http://www.semico.com/.Google Scholar
- Zilog. http://www.zilog.com.Google Scholar
- Mazen A. R. Saghir, Paul Chow, and Corinna G. Lee. Exploiting Dual Data-Memory Banks in Digital Signal Processors, In ASPLOS-VII: Proceedings of the 7th International Conference on Architectural Suppory for Programming Languages and Operating Systems: 234C243, 1996. Google Scholar
Digital Library
- P. R. Panda, F. Catthoor, N. D. Dutt, K. Danckaert, E. Brockmeyer, C. Kulkarni, A. Vandercappelle, and P. G. Kjeldsberg. Data and Memory Optimization Techniques for Embedded Systems, ACM Transactions on Design Automation of Electronic Systems, 6(2): 149C206, 2001. Google Scholar
Digital Library
- Preeti Ranjan Panda, Nikil D. Dutt, and Alexandru Nicolau. On-Chip vs. Off-Chip Memory: The Data Partitioning Problem in Embedded Processor-Based Systems, ACM Transactions on Design Automation of Electronic Systems, 5(3): 682--704, 2000. Google Scholar
Digital Library
- Xiaotong Zhuang, Santosh Pande, and John S. Greenland Jr. A Framework for Parallelizing Load/Stores on Embedded Processors, In PACT 02: Proceedings of the 2002 International Conference on Parallel Architectures and Compilation Techniques: 68C79, 2002. Google Scholar
Digital Library
- Jeonghun Cho, Yunheung Paek, and David Whalley. Fast Memory Bank Assignment for Fixed-Point Digital Signal Processors, ACM Transactions on Design Automation of Electronic Systems, 9(1):52C74, 2004. Google Scholar
Digital Library
- B. Scholz, B. Burgstaller and J. Xue, Minimizing Bank Selection Instructions for Partitioned Memory Architectures, Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems (CASES2006): 201--211, 2006. Google Scholar
Digital Library
- B. Scholz, B. Burgstaller, J. Xue, Minimal Placement of Bank Selection Instructions for Partitioned Memory Architectures, ACM Transactions on Embedded Computing Systems (TECS), Vol. 7, No. 2: 1--32, 2008. Google Scholar
Digital Library
- M. Yuan, G.Wu, C. Yu, Optimizing Bank Selection Instructions by Using Shared Memory, The 2008 International Conference on Embedded Software and Systems (ICESS2008): 447--450, 2008. Google Scholar
Digital Library
- M. A. R. Saghir, P. Chow, and C. G. Lee, Exploiting Dual Data-Memory Banks in Digital Signal Processors, 7th International Conference on Architectural Support for Programming Languages and Operating Systems: 234--243, 1996. Google Scholar
Digital Library
- Q. Zhuge, B. Xiao, E. H.-M. Sha, Variable Partitioning and Scheduling of Multiple Memory Architectures for DSP, Proceedings of the 16th International Parallel and Distributed Processing Symposium: 332--339, 2002. Google Scholar
Digital Library
- C. J. Xue, T. Liu, Z. Shao, et al, Address Assignment Sensitive Variable Partitioning And Scheduling For DSPS With Multiple Memory Banks, ICASSP2008: 1453--1457, 2008.Google Scholar
- M. Kandemir, I. Kolcu and I. Kadayif, Influence of loop optimizations on energy consumption of multi-bank memory systems, Proceedings of the 11th International Conference on Compiler Construction: 276--292, 2002. Google Scholar
Digital Library
- Z. Wang and X. S. Hu, Energy-aware variable partitioning and instruction scheduling for multibank memory architectures, ACM Transactions on Design Automation of Electronic Systems, Vol. 10, No. 2: 369--388, 2005. Google Scholar
Digital Library
- A.M. Garey and D.S. Johnson, Computers and intractability: A Guide to the theory of NP-completeness, Freeman, San Francisco, (1979). Google Scholar
Digital Library
- MRTC. http://www.mrtc.mdh.se/projects/wcet/home.html.Google Scholar
- SNU (Seoul National University). http://www.useoul.edu/.Google Scholar
- TGFF. http://ziyang.eecs.umich.edu/ dickrp/tgff/.Google Scholar
- lp_solve. http://lpsolve.sourceforge.net/5.5/.Google Scholar
Index Terms
Analysis and approximation for bank selection instruction minimization on partitioned memory architecture
Recommendations
Analysis and approximation for bank selection instruction minimization on partitioned memory architecture
LCTES '10A large number of embedded systems include 8-bit microcontrollers for their energy efficiency and low cost. Multi-bank memory architecture is commonly applied in 8-bit microcontrollers to increase the size of memory without extending address buses. To ...
Analysis and approximation for bank selection instruction minimization on partitioned memory architecture
A large number of embedded systems include 8-bit microcontrollers for their energy efficiency and low cost. Multi-bank memory architecture is commonly applied in 8-bit microcontrollers to increase the size of memory without extending address buses. To ...
Minimizing bank selection instructions for partitioned memory architecture
CASES '06: Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systemsBank switching is a technique that increases the code and data memory in microcontrollers without extending the address buses. Given a program in which variables have been assigned to data banks, we present a novel optimization technique that minimizes ...







Comments