ABSTRACT
In this paper, we present a novel system modeling language which targets primarily the development of source-level multiprocessor memory aware optimizations.
In contrast to previous system modeling approaches this approach tries to model the whole system and especially the memory hierarchy in a structural and semantically accessible way. Previous approaches primarily support generation of simulators or retargetable code selectors and thus concentrate on pure behavioral models or describe only the processor instruction set in a semantically accessible way, A simple, database-like, interface is offered to the optimization developer, which in conjunction with the MACCv2 framework enables rapid development of source-level architecture independent optimizations.
- ICD-C Compiler framework. http://www.icd.de/es/icd-c/icd-c.html, 2008.Google Scholar
- PDesigner: Simulator development framework. http://www.cin.ufpe.br/~pdesigner/, 2008.Google Scholar
- R. Allen. A Formal Approach to Software Architecture. PhD thesis, Carnegie Mellon, School of Computer Science, January 1997. Issued as CMU Technical Report CMU-CS-97-144. Google Scholar
Digital Library
- R. Azevedo, S. Rigo, M. Bartholomeu, G. Araujo, C. Araujo, and E. Barros. The ArchC Architecture Description Language and Tools. International Journal of Parallel Programming, 33(5):453--484, 2005. Google Scholar
Digital Library
- C. G. Bell and A. C. Newell. Computer structures: Readings and examples (McGraw-Hill computer science series). McGraw-Hill Pub. Co., 1971. ISBN 0070043574. Google Scholar
Digital Library
- A. Bona, M. Caldari, V. Zaccaria, and R. Zafalon. High-Level Power Characterization of the AMBA Bus Interconnect. In SNUG, 2004.Google Scholar
- J. Ceng, M. Hohenauer, R. Leupers, G. Ascheid, H. Meyr, and G. Braun. C Compiler Retargeting Based on Instruction Semantics Models. In Proc. Design, Automation and Test in Europe, pages 1150--1155, 2005. doi: 10.1109/DATE.2005.88. Google Scholar
Digital Library
- C. Erbas, A. D. Pimentel, M. Thompson, and S. Polstra. A framework for system-level modeling and simulation of embedded systems architectures. EURASIP J. Embedded Syst., 2007(1):2--2, 2007. ISSN 1687-3955. doi: http://dx.doi.org/10.1155/2007/82123. Google Scholar
Digital Library
- A. Fauth, J. Van Praet, and M. Freericks. Describing instruction set processors using nML. In Proc. European Design and Test Conference ED&TC 1995, pages 503--507, 6-9 March 1995. doi: 10.1109/EDTC. 1995.470354. Google Scholar
Digital Library
- G. Hadjiyiannis, S. Hanono, and S. Devadas. ISDL: An Instruction Set Description Language For Retargetability. In Proc. 34th Design Automation Conference, pages 299--302, June 9-13, 1997. Google Scholar
Digital Library
- A. Halambi, P. Grun, V. Ganesh, A. Khare, N. Dutt, and A. Nicolau. EXPRESSION: a language for architecture exploration through compiler/simulator retargetability. In Proc. Design Automation and Test in Europe Conference and Exhibition 1999, pages 485--490, 9-12 March 1999. doi: 10.1109/DATE.1999.761170. Google Scholar
Digital Library
- A. Hoffmann, T. Kogel, A. Nohl, G. Braun, O. Schliebusch, O. Wahlen, A. Wieferink, and H. Meyr. A novel methodology for the design of application-specific instruction-set processors (ASIPs) using a machine description language. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 20(11):1338--1354, Nov. 2001. doi: 10.1109/43.959863. Google Scholar
Digital Library
- D. Kastner. TDL: a hardware description language for retargetable postpass optimizations and analyses. In GPCE '03: Proceedings of the 2nd international conference on Generative programming and component engineering, pages 18--36, New York, NY, USA, 2003. Springer-Verlag New York, Inc. ISBN 3-540-20102-5. Google Scholar
Digital Library
- S. Kwon, Y. Kim, W.-C. Jeun, S. Ha, and Y. Paek. A retargetable parallel-programming framework for MPSoC. ACM Trans. Des. Autom. Electron. Syst., 13(3):1--18, 2008. ISSN 1084-4309. doi: http://doi.acm.org/10.1145/1367045.1367048. Google Scholar
Digital Library
- M. Loghi, F. Angiolini, D. Bertozzi, L. Benini, and R. Zafalon. Analyzing on-chip communication in a MPSoC environment. In Proc. Design, Automation and Test in Europe Conference and Exhibition, volume 2, pages 752--757, 16-20 Feb. 2004. doi: 10.1109/DATE.2004.1268966. Google Scholar
Digital Library
- J. Magee and J. Kramer. Dynamic structure in software architectures. SIGSOFT Softw. Eng. Notes, 21(6):3--14, 1996. ISSN 0163-5948. doi: http://doi.acm.org/10.1145/250707.239104. Google Scholar
Digital Library
- P. Mishra and N. Dutt, editors. Processor description languages, chapter MIMOLA - A Fully Synthesizable Language, pages 35--63. Morgan Kaufmann, 2008. Google Scholar
Digital Library
- S. Steinke, L. Wehmeyer, B.-S. Lee, and P. Marwedel. Assigning program and data objects to scratchpad for energy reduction. In Proc. Design, Automation and Test in Europe Conference and Exhibition, pages 409--415, 4-8 March 2002. doi: 10.1109/DATE.2002.998306. Google Scholar
Digital Library
- M. Verma and P. Marwedel. Advanced Memory Optimization Techniques for Low-Power Embedded Processors. Springer, 2007. Google Scholar
Digital Library
- L. Wehmeyer and P. Marwedel. Fast, Efficient and Predictable Memory Accesses. Springer, 2006 Google Scholar
Digital Library
Index Terms
Versatile system-level memory-aware platform description approach for embedded MPSoCs
Recommendations
Versatile system-level memory-aware platform description approach for embedded MPSoCs
LCTES '10In this paper, we present a novel system modeling language which targets primarily the development of source-level multiprocessor memory aware optimizations.
In contrast to previous system modeling approaches this approach tries to model the whole ...
Memory-level parallelism aware fetch policies for simultaneous multithreading processors
A thread executing on a simultaneous multithreading (SMT) processor that experiences a long-latency load will eventually stall while holding execution resources. Existing long-latency load aware SMT fetch policies limit the amount of resources allocated ...
A Classification and Comparison Framework for Software Architecture Description Languages
Software architectures shift the focus of developers from lines-of-code to coarser-grained architectural elements and their overall interconnection structure. Architecture description languages (ADLs) have been proposed as modeling notations to support ...







Comments