ABSTRACT
With increasingly more complex Multi-Processor Systems on Chip (MPSoC) and shortening time-to-market projections, Transaction Level Modeling and Platform Aware Design are seen as promising >approaches to efficient MPSoC design.
In this paper, we present an automatized 3-phase process of Platform Aware Design and apply it to Kahn Process Networks (KPN) applications, a widely used model of computation for data-flow applications. We start with the KPN application and an abstract platform template and automatically generate an executable TLM with estimated timing that accurately reflects the system platform. We support homogeneous and heterogeneous multi-master platform models with shared memory or direct communication paradigm. The communication in heterogeneous platform modules is enabled with the transducer unit (TX) for protocol translation. TX units also act as message routers to support Network on Chip (NoC) communication.
We evaluate our approach with the case study of the H.264 Encoder design process, in which the specification compliant design was reached from the KPN application in less than 2 hours. The example demonstrates that automatic generation of platform aware TLMs enables a fast, efficient and error resilient design process.
- Xml. http://www.w3.org/XML.Google Scholar
- Xml schema. http://www.w3.org/XML/Schema.Google Scholar
- Samar Abdi and Daniel Gajski. Ubc: A universal bus channel for transaction level modeling. Number CECS-TR-06-07, University of California, Irvine, April 2006.Google Scholar
- F Bruschi, E Di Nitto, and D Sciuto. Systemc code generation from uml model. In Proc. Int. Forum on Specification and Design Languages. FDL'04, Frankfurt, September 2003.Google Scholar
- Joseph Buck, Soonhoi Ha, Edward A. Lee, and David G. Messerschmitt. Ptolemy: A framework for simulating and prototyping heterogeneous systems. International Journal of Computer Simulation, 4(2):155--182, April 1994.Google Scholar
- L. Carloni, F.D. Bernardinis, C. Pinello, and A. Sangiovanni-Vicentelli. Embedded Systems Handbook, chapter Platform-based design for embedded systems. CRC Press, 2005.Google Scholar
- Wander O. Cesario, Damien Lyonnard, Gabriela Nicolescu, Yanick Paviot, Sungjoo Yoo, Ahmed A. Jerraya, Lovic Gauthier, and Mario Diaz-Nava. Multiprocessor SoC platforms: A component-based design approach. IEEE Design and Test of Computers, 19(6), November/December 2002. Google Scholar
Digital Library
- Sangiovanni-Vincentelli et al. A next-generation design framework for platform based design. In In Conference on Using Hardware Design and Verification Languages (DVCon), February 2007.Google Scholar
- Daniel Gajski, Hansu Cho, and Samar Abdi. General transducer architecture. Number CECS-TR-05-08, University of California, Irvine, August 2005.Google Scholar
- Thorsten Gr¨otker, Stan Liao, Grant Martin, and Stuart Swan. System Design with SystemC. Kluwer Academic Publishers, 2002. Google Scholar
Digital Library
- G. Kahn. The Semantics of Simple Language for Parallel Programming. In Proceedings of Information Processing, pages 471--475, Stockholm, Sweden, August 1974.Google Scholar
- G. Kahn and D.B. MacQueen. Coroutines and Networks of Parallel Programming. In Proceedings of Information Processing, pages 993--998, August 1977.Google Scholar
- H. Kopetz, R. Obermaisser, C.E. Salloum, and B. Huber. Automotive software development for a multi-core system-on-a-chip. In Proceedings of the 4th International Workshop on Software Engineering for Automotive Systems (SEAS'07), Washington, DC, USA, 2007. Google Scholar
Digital Library
- Hermann Kopetz and Gather Bauer. The Time-Triggered Architecture.Proceedings of the IEEE, 91(1):126--113, January 2003.Google Scholar
Cross Ref
- Achim Osterling, Thomas Brenner, Rolf Ernst, Dirk Herrmann, Thomas Scholz, and Wei Ye. The COSYMA system. In Jorgen Staunstrup and Wayne Wolf, editors, Hardware/Software Co--Design: Principles and Practice. Kluwer Academic Publishers, 1997.Google Scholar
- A Sarmento, W Cesario, and A Jerraya. Automatic building of executable models from abstract soc architectures made of heterogeneous subsystems. In Proceedings of the 15th IEEE International Workshop on Rapid System Prototyping, June 2004. Google Scholar
Digital Library
- Gunar Schirner, Andreas Gerstlauer, and Rainer Doemer. Abstract Multifaceted Modeling of Embedded Processors for System--Level Design. In Proceedings of the Asia and South Pacific Design Automation Conference (ASPDAC), Yokohama, Japan, January 2007. Google Scholar
Digital Library
- M.J. Rutten Stefanov, C. Zissulescu, A. Turjan, B. Kienhuis, and E. Deprettere. Eclipse: Heterogeneous Multiprocessor Architecture for Flexible Media Processing. In Workshop on Parallel and Distributed Computing in Image Processing, Video Processing and Multimedia (PDVIM'02), Fort Lauderdale, Florida, April 2002. Google Scholar
Digital Library
- T. Stefanov, C. Zissulescu, A. Turjan, B. Kienhuis, and E. Deprettere. System Design using Kahn Process Networks: The Compaan/Laura Approach. In Proceedings of the Design, Automation and Test in Europe (DATE) Conference, pages 340--345, Paris, France, February 2004. Google Scholar
Digital Library
- Lochi Yu, Samar Abdi, and Daniel Gajski. Transaction level platform modeling in systemc for multi-processor designs. Number CECS-TR-07-01, University of California, Irvine, July 2007Google Scholar
Index Terms
Design exploration and automatic generation of MPSoC platform TLMs from Kahn Process Network applications
Recommendations
Design exploration and automatic generation of MPSoC platform TLMs from Kahn Process Network applications
LCTES '10With increasingly more complex Multi-Processor Systems on Chip (MPSoC) and shortening time-to-market projections, Transaction Level Modeling and Platform Aware Design are seen as promising >approaches to efficient MPSoC design.
In this paper, we present ...
Transaction level model simulator for NoC-based MPSoC platform
IMCAS'07: Proceedings of the 6th WSEAS International Conference on Instrumentation, Measurement, Circuits and SystemsNetwork-on-Chip (NoC) based Multi-Processor System-on-Chip (MPSoC) architecture is a promising SoC design solution, offering high computational power with lots of flexibilities. However, finding the optimal MPSoC architecture configuration remains an ...
Flexible MPSoC platform with fast interconnect exploration for optimal system performance for a specific application
DATE '06: Proceedings of the conference on Design, automation and test in Europe: Designers' forumOne of the key elements in Multi-Processor Systems-on-Chip (MPSoC) design is to select the optimal on-chip interconnect architecture, in order to maximize the overall system performance.This paper proposes a flexible MPSoC platform, designed for a ...







Comments