skip to main content
10.1145/1755888.1755900acmconferencesArticle/Chapter ViewAbstractPublication PagescpsweekConference Proceedingsconference-collections
research-article

Design exploration and automatic generation of MPSoC platform TLMs from Kahn Process Network applications

Authors Info & Claims
Published:13 April 2010Publication History

ABSTRACT

With increasingly more complex Multi-Processor Systems on Chip (MPSoC) and shortening time-to-market projections, Transaction Level Modeling and Platform Aware Design are seen as promising >approaches to efficient MPSoC design.

In this paper, we present an automatized 3-phase process of Platform Aware Design and apply it to Kahn Process Networks (KPN) applications, a widely used model of computation for data-flow applications. We start with the KPN application and an abstract platform template and automatically generate an executable TLM with estimated timing that accurately reflects the system platform. We support homogeneous and heterogeneous multi-master platform models with shared memory or direct communication paradigm. The communication in heterogeneous platform modules is enabled with the transducer unit (TX) for protocol translation. TX units also act as message routers to support Network on Chip (NoC) communication.

We evaluate our approach with the case study of the H.264 Encoder design process, in which the specification compliant design was reached from the KPN application in less than 2 hours. The example demonstrates that automatic generation of platform aware TLMs enables a fast, efficient and error resilient design process.

References

  1. Xml. http://www.w3.org/XML.Google ScholarGoogle Scholar
  2. Xml schema. http://www.w3.org/XML/Schema.Google ScholarGoogle Scholar
  3. Samar Abdi and Daniel Gajski. Ubc: A universal bus channel for transaction level modeling. Number CECS-TR-06-07, University of California, Irvine, April 2006.Google ScholarGoogle Scholar
  4. F Bruschi, E Di Nitto, and D Sciuto. Systemc code generation from uml model. In Proc. Int. Forum on Specification and Design Languages. FDL'04, Frankfurt, September 2003.Google ScholarGoogle Scholar
  5. Joseph Buck, Soonhoi Ha, Edward A. Lee, and David G. Messerschmitt. Ptolemy: A framework for simulating and prototyping heterogeneous systems. International Journal of Computer Simulation, 4(2):155--182, April 1994.Google ScholarGoogle Scholar
  6. L. Carloni, F.D. Bernardinis, C. Pinello, and A. Sangiovanni-Vicentelli. Embedded Systems Handbook, chapter Platform-based design for embedded systems. CRC Press, 2005.Google ScholarGoogle Scholar
  7. Wander O. Cesario, Damien Lyonnard, Gabriela Nicolescu, Yanick Paviot, Sungjoo Yoo, Ahmed A. Jerraya, Lovic Gauthier, and Mario Diaz-Nava. Multiprocessor SoC platforms: A component-based design approach. IEEE Design and Test of Computers, 19(6), November/December 2002. Google ScholarGoogle ScholarDigital LibraryDigital Library
  8. Sangiovanni-Vincentelli et al. A next-generation design framework for platform based design. In In Conference on Using Hardware Design and Verification Languages (DVCon), February 2007.Google ScholarGoogle Scholar
  9. Daniel Gajski, Hansu Cho, and Samar Abdi. General transducer architecture. Number CECS-TR-05-08, University of California, Irvine, August 2005.Google ScholarGoogle Scholar
  10. Thorsten Gr¨otker, Stan Liao, Grant Martin, and Stuart Swan. System Design with SystemC. Kluwer Academic Publishers, 2002. Google ScholarGoogle ScholarDigital LibraryDigital Library
  11. G. Kahn. The Semantics of Simple Language for Parallel Programming. In Proceedings of Information Processing, pages 471--475, Stockholm, Sweden, August 1974.Google ScholarGoogle Scholar
  12. G. Kahn and D.B. MacQueen. Coroutines and Networks of Parallel Programming. In Proceedings of Information Processing, pages 993--998, August 1977.Google ScholarGoogle Scholar
  13. H. Kopetz, R. Obermaisser, C.E. Salloum, and B. Huber. Automotive software development for a multi-core system-on-a-chip. In Proceedings of the 4th International Workshop on Software Engineering for Automotive Systems (SEAS'07), Washington, DC, USA, 2007. Google ScholarGoogle ScholarDigital LibraryDigital Library
  14. Hermann Kopetz and Gather Bauer. The Time-Triggered Architecture.Proceedings of the IEEE, 91(1):126--113, January 2003.Google ScholarGoogle ScholarCross RefCross Ref
  15. Achim Osterling, Thomas Brenner, Rolf Ernst, Dirk Herrmann, Thomas Scholz, and Wei Ye. The COSYMA system. In Jorgen Staunstrup and Wayne Wolf, editors, Hardware/Software Co--Design: Principles and Practice. Kluwer Academic Publishers, 1997.Google ScholarGoogle Scholar
  16. A Sarmento, W Cesario, and A Jerraya. Automatic building of executable models from abstract soc architectures made of heterogeneous subsystems. In Proceedings of the 15th IEEE International Workshop on Rapid System Prototyping, June 2004. Google ScholarGoogle ScholarDigital LibraryDigital Library
  17. Gunar Schirner, Andreas Gerstlauer, and Rainer Doemer. Abstract Multifaceted Modeling of Embedded Processors for System--Level Design. In Proceedings of the Asia and South Pacific Design Automation Conference (ASPDAC), Yokohama, Japan, January 2007. Google ScholarGoogle ScholarDigital LibraryDigital Library
  18. M.J. Rutten Stefanov, C. Zissulescu, A. Turjan, B. Kienhuis, and E. Deprettere. Eclipse: Heterogeneous Multiprocessor Architecture for Flexible Media Processing. In Workshop on Parallel and Distributed Computing in Image Processing, Video Processing and Multimedia (PDVIM'02), Fort Lauderdale, Florida, April 2002. Google ScholarGoogle ScholarDigital LibraryDigital Library
  19. T. Stefanov, C. Zissulescu, A. Turjan, B. Kienhuis, and E. Deprettere. System Design using Kahn Process Networks: The Compaan/Laura Approach. In Proceedings of the Design, Automation and Test in Europe (DATE) Conference, pages 340--345, Paris, France, February 2004. Google ScholarGoogle ScholarDigital LibraryDigital Library
  20. Lochi Yu, Samar Abdi, and Daniel Gajski. Transaction level platform modeling in systemc for multi-processor designs. Number CECS-TR-07-01, University of California, Irvine, July 2007Google ScholarGoogle Scholar

Index Terms

  1. Design exploration and automatic generation of MPSoC platform TLMs from Kahn Process Network applications

        Recommendations

        Comments

        Login options

        Check if you have access through your login credentials or your institution to get full access on this article.

        Sign in
        • Published in

          cover image ACM Conferences
          LCTES '10: Proceedings of the ACM SIGPLAN/SIGBED 2010 conference on Languages, compilers, and tools for embedded systems
          April 2010
          184 pages
          ISBN:9781605589534
          DOI:10.1145/1755888
          • cover image ACM SIGPLAN Notices
            ACM SIGPLAN Notices  Volume 45, Issue 4
            LCTES '10
            April 2010
            170 pages
            ISSN:0362-1340
            EISSN:1558-1160
            DOI:10.1145/1755951
            Issue’s Table of Contents

          Copyright © 2010 ACM

          Publisher

          Association for Computing Machinery

          New York, NY, United States

          Publication History

          • Published: 13 April 2010

          Permissions

          Request permissions about this article.

          Request Permissions

          Check for updates

          Qualifiers

          • research-article

          Acceptance Rates

          Overall Acceptance Rate116of438submissions,26%

        PDF Format

        View or Download as a PDF file.

        PDF

        eReader

        View online with eReader.

        eReader
        About Cookies On This Site

        We use cookies to ensure that we give you the best experience on our website.

        Learn more

        Got it!