skip to main content
research-article

RNFTL: a reuse-aware NAND flash translation layer for flash memory

Authors Info & Claims
Published:13 April 2010Publication History
Skip Abstract Section

Abstract

In this paper, we propose a hybrid-level flash translation layer (FTL) called RNFTL (Reuse-Aware NFTL) to improve the endurance and space utilization of NAND flash memory. Our basic idea is to prevent a primary block with many free pages from being erased in a merge operation. The preserved primary blocks are further reused as replacement blocks. In such a way, the space utilization and the number of erase counts for each block in NAND flash can be enhanced. To the best of our knowledge, this is the first work to employ a reuse-aware strategy in FTL for improving the space utilization and endurance of NAND flash. We conduct experiments on a set of traces that collected from real workload in daily life. The experimental results show that our technique has significant improvement on space utilization, block lifetime and wear-leveling compared with the previous work.

References

  1. DiskMon for Windows v2.01. http://technet.microsoft.com/en-us/sysinternals/bb896646.aspx, 2010.Google ScholarGoogle Scholar
  2. Intel Corporation. Understanding the flash translation layer (FTL) specification. http://developer.intel.com, 2010.Google ScholarGoogle Scholar
  3. Memory Technology Device (MTD) Subsystem for Linux. http://www.linux-mtd.infradead.org/, 2010.Google ScholarGoogle Scholar
  4. SAMSUNG Corporation. SAMSUNG NAND flash. http://www.samsung.com/global/business/semiconductor, 2010.Google ScholarGoogle Scholar
  5. A. Ban. Flash file system. US patent 5,404,485, April 4, 1995.Google ScholarGoogle Scholar
  6. A. Ban. Flash file system optimized for page-mode flash technologies. US patent 5,937,425, August 10, 1999.Google ScholarGoogle Scholar
  7. L.-P. Chang and T.-W. Kuo. A real-time garbage collection mechanism for flash-memory stroage systems in embedded systems. In Proceedings of the Eighth International Conference on Real-Time Computing systems and Applications (RTCSA '02), March 2002.Google ScholarGoogle Scholar
  8. L.-P. Chang and T.-W. Kuo. An efficient management scheme for large-scale flash-memory storage systems. In Proceedings of the 2004 ACM symposium on Applied computing (SAC '04), pages 862--868, 2004. Google ScholarGoogle ScholarDigital LibraryDigital Library
  9. S. Choudhuri and T. Givargis. Performance improvement of block based nand flash translation layer. In Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis (CODES+ISSS '07), pages 257--262, 2007. Google ScholarGoogle ScholarDigital LibraryDigital Library
  10. T.-S. Chung, D.-J. Park, S. Park, D.-H. Lee, S.-W. Lee, and H.-J. Song. A survey of flash translation layer. J. Syst. Archit., 55(5-6):332--343, 2009. Google ScholarGoogle ScholarDigital LibraryDigital Library
  11. P.-C. Huang, Y.-H. Chang, T.-W. Kuo, J.-W. Hsieh, and M. Lin. The behavior analysis of flash-memory storage systems. In Proceedings of the 2008 11th IEEE Symposium on Object Oriented Real-Time Distributed Computing (ISORC '08), pages 529--534, Washington, DC, USA, 2008. Google ScholarGoogle ScholarDigital LibraryDigital Library
  12. J. Kim, J. M. Kim, S. Noh, S. L. Min, and Y. Cho. A space-efficient flash translation layer for CompactFlash systems. IEEE Transactions on Consumer Electronics, 48(2):366--375, May 2002. Google ScholarGoogle ScholarDigital LibraryDigital Library
  13. J. Lee, S. Kim, H. Kwon, C. Hyun, S. Ahn, J. Choi, D. Lee, and S. H. Noh. Block recycling schemes and their cost-based optimization in nand flash memory based storage system. In Proceedings of the 7th ACM & IEEE international conference on Embedded software (EMSOFT '07), pages 174--182, 2007. Google ScholarGoogle ScholarDigital LibraryDigital Library
  14. C. Park, W. Cheon, J. Kang, K. Roh, W. Cho, and J.-S. Kim. A reconfigurable ftl (flash translation layer) architecture for nand flash-based applications. ACM Transactions on Embedded Computing Systems, 7(4):1--23, 2008. Google ScholarGoogle ScholarDigital LibraryDigital Library
  15. C.-H. Wu and T.-W. Kuo. An adaptive two--level management for the flash translation layer in embedded systems. In Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design (ICCAD '06), pages 601--606, 2006. Google ScholarGoogle ScholarDigital LibraryDigital Library
  16. C.-H. Wu, T.-W. Kuo, and C.-L. Yang. A space-efficient caching mechanism for flash-memory address translation. In Proceedings of the Ninth IEEE International Symposium on Object and Component-Oriented Real-Time Distributed Computing (ISORC '06), pages 64--71, 2006. Google ScholarGoogle ScholarDigital LibraryDigital Library

Index Terms

  1. RNFTL: a reuse-aware NAND flash translation layer for flash memory

Recommendations

Comments

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Sign in

Full Access

  • Published in

    cover image ACM SIGPLAN Notices
    ACM SIGPLAN Notices  Volume 45, Issue 4
    LCTES '10
    April 2010
    170 pages
    ISSN:0362-1340
    EISSN:1558-1160
    DOI:10.1145/1755951
    Issue’s Table of Contents
    • cover image ACM Conferences
      LCTES '10: Proceedings of the ACM SIGPLAN/SIGBED 2010 conference on Languages, compilers, and tools for embedded systems
      April 2010
      184 pages
      ISBN:9781605589534
      DOI:10.1145/1755888

    Copyright © 2010 ACM

    Publisher

    Association for Computing Machinery

    New York, NY, United States

    Publication History

    • Published: 13 April 2010

    Check for updates

    Qualifiers

    • research-article

PDF Format

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader
About Cookies On This Site

We use cookies to ensure that we give you the best experience on our website.

Learn more

Got it!