Abstract
Several protocols have been proposed in order to solve the cache coherence problem. In all cases, it is very difficult to understand how each algorithm works. The tool ToCCata has been designed and developed to graphically show the dynamic behavior of generic cache coherence algorithms. ToCCata can be used for pedagogical or demonstration purposes.
- [BS85] M. H. Brown and R. Sedgewick. Techniques for Algorithm Animation. IEEE Software, 2(1):28-39, January 1985.Google Scholar
Digital Library
- [dTGP91] M. A. de Tomás, L. Gómez, and A. Pérez. Vestal: A Tool for Teaching Concurrency in Ada. In Proc. of TRI-Ada '91, pages 498- 509. ACM, ACM Press, 1991. Google Scholar
Digital Library
- [FM89] M. B. Feldman and M. L. Moran. Validating a Demonstration Tool for Graphics Assisted Debugging of Ada Concurrent Programs. IEEE Trans. on Software Engineering , 15(3): 305-313, March 1989. Google Scholar
Digital Library
- [ME87] B. R. Maxim and B. S. Elenbogen. Teaching Programming Algorithms Aided by Computer Graphics. ACM SIGCSE Bulletin, 19:297-301, 1987. Google Scholar
Digital Library
- [NG93] J. Nájera and L. Gómez. Using Toccata to Teach Cache Coherence Protocols. Technical Report FIM/76.1/DATSI/93, Universidad Politécnica de Madrid, Departamento de Arquitecturay Tecnología de Sistemas Informáticos, 1993.Google Scholar
- [Wag89] L. J. Wagnespack. Visual Metaphors for Teaching Programming Concepts. ACM SIGCSE Bulletin, 21:141-145, 1989. Google Scholar
Digital Library
Index Terms
An instructed tool for cache coherence protocols
Recommendations
Simulation based Performance Study of Cache Coherence Protocols
INIS '15: Proceedings of the 2015 IEEE International Symposium on Nanoelectronic and Information Systems (iNIS)Cache coherence protocol maintains data consistency between different cores / processors in a shared memory multi-core (MC) / multi-processor (MP) system. Coherency can be achieved at the cost of increased miss rate because of invalidations. Coherency ...
Boosting performance of directory-based cache coherence protocols with coherence bypass at subpage granularity and a novel on-chip page table
CF '16: Proceedings of the ACM International Conference on Computing FrontiersChip multiprocessors (CMPs) require effective cache coherence protocols as well as fast virtual-to-physical address translation mechanisms for high performance. Directory-based cache coherence protocols are the state-of-the-art approaches in many-core ...






Comments