skip to main content
research-article

Efficient Heterogeneous Architecture Floorplan Optimization using Analytical Methods

Published:01 December 2010Publication History
Skip Abstract Section

Abstract

This paper argues the case for the use of analytical models in FPGA architecture exploration. We show that the problem, when simplified, is amenable to formal optimization techniques such as integer linear programming. However, the simplification process may lead to inaccurate models. To test the overall methodology, we feed the resulting architectures to VPR 5.0 and quantify their performance in comparison with traditional design methodologies. Our results show that the resulting architectures are better than those found using parameter sweep techniques. In addition, we show that these architectures can be further improved by combining the accuracy of VPR 5.0 with the efficiency of analytical techniques. This is achieved using a closed loop framework which iteratively refines the analytical model using the place and route outputs from VPR.

References

  1. Balas, E. 1998. Disjunctive programming: Properties of the convex hull of feasible points. Discr. Appl. Math. 89, 1-3, 3--44. Google ScholarGoogle ScholarDigital LibraryDigital Library
  2. Banerjee, P. Sur-Kolay, S. B. A. 2009. Fast unified floorplan topology generation and sizing on heterogeneous FPGAs. In IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. 28. 651--661. Google ScholarGoogle ScholarDigital LibraryDigital Library
  3. Betz, V., Campbell, W., Fang, P., Jamieson, P., Kuon, I., Luu, J., Marquardt, A., Rose, J., and Ye, A. 2008. VPR 5.0 manual. http://www.eecg.toronto.edu/vpr/.Google ScholarGoogle Scholar
  4. Compton, K. and Hauck, S. 2002. Reconfigurable computing: A survey of systems and software. ACM Comput. Surv. 34, 2, 171--210. Google ScholarGoogle ScholarDigital LibraryDigital Library
  5. Emmert, J. and Bhatia, D. 1999. A methodology for fast FPGA floorplanning. In Proceedings of the ACM/SIGDA 7th International Symposium on Field Programmable Gate Arrays. ACM New York, NY, USA, 47--56. Google ScholarGoogle ScholarDigital LibraryDigital Library
  6. Feng, Y. and Mehta, D. 2006. Heterogeneous floorplanning for FPGAs. In Proceedings of the IEEE International Conference on VLSI Design. 257--262. Google ScholarGoogle ScholarDigital LibraryDigital Library
  7. He, J. and Rose, J. 1993. Advantages of heterogeneous logic block architecture for FPGAs. In Proceedings of the Custom Integrated Circuits Conference. 7--4.Google ScholarGoogle Scholar
  8. Hutton, M. 2006. FPGA architecture design methodology. In Proceedings of the International Conference on Field Programmable Logic and Applications. 1.Google ScholarGoogle ScholarCross RefCross Ref
  9. Kahoul, A., Constantinides, G. A., Smith, A. M., and Cheung, P. Y. K. 2009. Heterogeneous architecture exploration: Analysis vs. parameter sweep. In Proceedings of the International Workshop on Applied Reconfigurable Computing (ARC’09). 133--144. Google ScholarGoogle ScholarDigital LibraryDigital Library
  10. Kuon, I. and Rose, J. 2006. Measuring the gap between FPGAs and ASICs. In Proceedings of the 14th International Symposium on Field Programmable Gate Arrays. ACM New York, 21--30. Google ScholarGoogle ScholarDigital LibraryDigital Library
  11. Murata, H., Fujiyoshi, K., Nakatake, S., and Kajitani, Y. 1996. VLSI module placement based on rectangle-packing by thesequence-pair. IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. 15, 12, 1518--1524. Google ScholarGoogle ScholarDigital LibraryDigital Library
  12. Sherali, H., Smith, J., and Adams, W. 2000. Reduced first-level representations via the reformulation-linearization technique: Results, counterexamples, and computations. Discr. Appl. Math. 101, 1-3, 247--267. Google ScholarGoogle ScholarDigital LibraryDigital Library
  13. Sherali, H., Fraticelli, B., and Meller, R. 2003. Enhanced model formulations for optimal facility layout. Oper. Resear. 51, 4, 629. Google ScholarGoogle ScholarDigital LibraryDigital Library
  14. Singhal, L. and Bozorgzadeh, E. 2007. Novel multi-layer floorplanning for heterogeneous FPGAs. In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL’07). 613--616.Google ScholarGoogle Scholar
  15. Smith, A., Constantinides, G., and Cheung, P. 2005. An analytical approach to generation and exploration of reconfigurable architectures. In Proceedings of the International Conference on Field Programmable Logic and Applications. 341--346.Google ScholarGoogle Scholar
  16. Smith, A., Constantinides, G., and Cheung, P. 2008. Integrated floorplanning, module-selection, and architecture generation for reconfigurable devices. In IEEE Trans. VLSI Syst. 16, 6, 733--744. Google ScholarGoogle ScholarDigital LibraryDigital Library
  17. Tsay, R., Kuh, E., Center, I., and Heights, Y. 1991. A unified approach to partitioning and placement {VLSI layout}. IEEE Trans. Circ. Syst. 38, 5, 521--533.Google ScholarGoogle ScholarCross RefCross Ref
  18. Vecchietti, A., Lee, S., and Grossmann, I. 2003. Modeling of discrete/continuous optimization problems: Characterization and formulation of disjunctions and their relaxations. Comput. Chem. Engin. 27, 3, 433--448.Google ScholarGoogle ScholarCross RefCross Ref

Index Terms

  1. Efficient Heterogeneous Architecture Floorplan Optimization using Analytical Methods

          Recommendations

          Comments

          Login options

          Check if you have access through your login credentials or your institution to get full access on this article.

          Sign in

          Full Access

          • Published in

            cover image ACM Transactions on Reconfigurable Technology and Systems
            ACM Transactions on Reconfigurable Technology and Systems  Volume 4, Issue 1
            December 2010
            233 pages
            ISSN:1936-7406
            EISSN:1936-7414
            DOI:10.1145/1857927
            Issue’s Table of Contents

            Copyright © 2010 ACM

            Publisher

            Association for Computing Machinery

            New York, NY, United States

            Publication History

            • Published: 1 December 2010
            • Accepted: 1 September 2009
            • Revised: 1 July 2009
            • Received: 1 April 2009
            Published in trets Volume 4, Issue 1

            Permissions

            Request permissions about this article.

            Request Permissions

            Check for updates

            Qualifiers

            • research-article
            • Research
            • Refereed
          • Article Metrics

            • Downloads (Last 12 months)3
            • Downloads (Last 6 weeks)2

            Other Metrics

          PDF Format

          View or Download as a PDF file.

          PDF

          eReader

          View online with eReader.

          eReader
          About Cookies On This Site

          We use cookies to ensure that we give you the best experience on our website.

          Learn more

          Got it!