Abstract
The growth of the Reconfigurable Computing (RC) systems community exposes diverse requirements with regard to functionality of Electronic Design Automation (EDA) tools. Low-level design tools are increasingly required for RC bitstream debugging and IP core design assurance, particularly in multiparty Partially Reconfigurable (PR) designs. While tools for low-level analysis of design netlists do exist, there is increasing demand for automated and customisable bitstream analysis tools.
This article discusses the need for low-level IP core verification within PR-enabled FPGA systems and reports FDAT (FPGA Design Analysis Tool), a versatile, modular and open tools framework for low-level analysis and verification of FPGA designs. FDAT provides a set of high-level Application Programming Interfaces (APIs) abstracting the Xilinx FPGA fabric, the implemented design (e.g., placed and routed netlist) and the related bitstream. A lightweight graphic front-end allows custom visualisation of the design within the FPGA fabric. The operation of FDAT is governed by “recipe” scripts which support rapid prototyping of the abstract algorithms for system-level design verification. FDAT recipes, being Python scripts, can be ported to embedded FPGA systems, for example, the previously reported Secure Reconfiguration Controller (SeReCon) which enforces an IP core spatial isolation policy in order to provide run-time protection to the PR system.
The paper illustrates the application of FDAT for bit-pattern analysis of Virtex-II Pro and Virtex-5 inter-tile routing and verification of the spatial isolation between designs.
- Appiah, K., Hunter, A., Kluge, T., Aiken, P., and Dickinson, P. 2009. FPGA-based anomalous trajectory detection using SOFM. In Proceedings of the 5th International Workshop on Reconfigurable Computing: Architectures, Tools and Applications. Lecture Notes in Computer Science, vol. 5453, Springer, 243--254. Google Scholar
Digital Library
- Becker, J., Hubner, M., Hettich, G., Constapel, R., Eisenmann, J., and Luka, J. 2007. Dynamic and partial FPGA exploitation. Proc. IEEE 95, 438--452.Google Scholar
Cross Ref
- Bobda, C. 2007. Introduction to Reconfigurable Computing: Architectures, Algorithms and Applications. Springer. Google Scholar
Digital Library
- Bondhugula, U., Devulapalli, A., Fernando, J., Wyckoff, P., and Sadayappan, P. 2006. Parallel FPGA-based all-pairs shortest-paths in a directed graph. In Proceedings of the 20th International Parallel and Distributed Processing Symposium (IPDPS’06). Google Scholar
Digital Library
- Claus, C., Zhang, B., Hubner, M., Schmutzler, C., Becker, J., and Stechele, W. 2007. An XDL-based busmacro generator for customizable communication interfaces for dynamically and partially reconfigurable systems. In Proceedings of the Workshop on Reconfigurable Computing Education at the IEEE Computer Society Annual Symposium on VLSI (ISLVSI’07).Google Scholar
- Drimer, S. and Kuhn, M. G. 2009. A protocol for secure remote updates of FPGA configurations. In Proceedings of the 5th International Workshop on Reconfigurable Computing: Architectures, Tools and Applications. Lecture Notes in Computer Science, vol. 5453, Springer, 50--61. Google Scholar
Digital Library
- Ehliar, A. and Liu, D. 2007. Thinking outside the flow: Creating customized backend tools for Xilinx-based designs. In Proceedings of 4th Annual FPGA World Conference.Google Scholar
- Hübner, M., Braun, L., Becker, J., Claus, C. and Stechele W. 2007. Physical configuration on-line visualization of Xilinx Virtex-II FPGAs VLSI. In Proceedings of the IEEE Computer Society Annual Symposium on VLSI. 41--46. Google Scholar
Digital Library
- Huffmire, T., Brotherton, B., Wang, G., Sherwood, T., Kastner, R., Levin, T., Nguyen, T., and Irvine, C. 2007. Moats and drawbridges: An isolation primitive for reconfigurable hardware based systems. In Proceedings of the IEEE Symposium on Security and Privacy. IEEE Computer Society, 281--295. Google Scholar
Digital Library
- Huffmire, T., Brotherton, B., Sherwood, T., Kastner, R., Levin, T., Nguyen, T., and Irvine, C. 2008. Managing security in FPGA-based embedded systems. IEEE Des. Test Comput. 25, 590--598. Google Scholar
Digital Library
- Hutchings, B. L., Franklin, R., and Carver, D. 2002. Assisting network intrusion detection with reconfigurable hardware. In Proceedings of the 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines. 111--120. Google Scholar
Digital Library
- Kalte, H. and Porrmann, M. 2006. REPLICA2Pro: Task relocation by bitstream manipulation in Virtex-II1Pro FPGAs. In Proceedings of the 3rd Conference on Computing Frontiers (CF’06). ACM Press, 403--412. Google Scholar
Digital Library
- Kastner, R. and Huffmire, T. 2008. Threats and challenges in reconfigurable hardware security. In Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA’08).Google Scholar
- Kępa, K., Morgan, F., Kościuszkiewicz, K., and Surmacz, T. 2008. SeReCon: A secure dynamic partial reconfiguration controller. In Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISLVSI’08). 292--297. Google Scholar
Digital Library
- Kępa, K., Morgan, F., Kościuszkiewicz, K., and Surmacz, T. 2009. SeReCon: A secure reconfiguration controller for self-reconfigurable systems. Int. J. Crit. Comput.-Based Syst. 1, 1--3, 86--103 Google Scholar
Digital Library
- King, S. T., Tucek, J., Cozzie, A., Grier, C., Jiang, W., and Zhou, Y. 2008. Designing and implementing malicious hardware. In Proceedings of the 1st Usenix Workshop on Large-Scale Exploits and Emergent Threats (LEET’08). USENIX Association. Google Scholar
Digital Library
- Krasteva, Y. E., De La Torre, E., Riesgo, T., and Joly, D. 2006. Virtex II FPGA bitstream manipulation: Application to reconfiguration control systems. In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL’06).Google Scholar
- Lotze, J., Fahmy, S. A., Noguera, J., Doyle, L., and Esser, R. 2008. An FPGA-based cognitive radio framework. In Proceedings of the Irish Signals and Systems Conference (ISSC’08). 138--143.Google Scholar
- Maslennikow, O. and Soltan, P. 2003. Automated implementation of digital circuits in current-mode FPGA chips. In Proceedings of 7th International Conference on the Experience of Designing and Application of CAD Systems in Microelectronics (CADSM’03). 223--225.Google Scholar
- McLean, M. and Moore, J. 2007. FPGA-based single chip cryptographic solution. Milit. Embed. Syst.Google Scholar
- Mühlbauer, F. and Bobda, C. 2006. A dynamic reconfigurable hardware/software architecture for object tracking in video streams. EURASIP J. Embed. Syst. Google Scholar
Digital Library
- Ngo, H. T., Gottumukkal, R., and Asari, V. K. 2005. A flexible and efficient hardware architecture for realtime face recognition based on eigenface. In Proceedings of the IEEE Computer Society Annual Symposium on VLSI. 280--281. Google Scholar
Digital Library
- Note, J.-B. and Rannaud, E. 2008. From the bitstream to the netlist. In Proceedings of the 16th International ACM/SIGDA Symposium on Field Programmable Gate Arrays (FPGA’08). ACM. 264--264. Google Scholar
Digital Library
- Raaijmakers, S. 2007. Run-Time Partial Reconfiguration on the Virtex-II Pro. Masters Science thesis, Delft University of Technology.Google Scholar
- Salefski, B. and Caglar, L. 2001. Re-configurable computing in wireless. In Proceedings of the Design Automation Conference. 178--183. Google Scholar
Digital Library
- Sedcole, N. P. 2006. Reconfigurable platform-based design in FPGAs for video image processing. Ph.D. Thesis, Imperial College, London.Google Scholar
- Steiner, N. and Athanas, P. 2004. An alternate wire database for Xilinx FPGAs. In Proceedings of the 12th Annual IEEE Symposium 011 Field-Programmable Custom Computing Machines (FCCM’04). IEEE Computer Society. Google Scholar
Digital Library
- Steiner, N. J. 2002. A standalone wire database for routing and tracing in Xilinx Virtex, Virtex-E, and Virtex-II FPGAs. Masters Science thesis, Bradley Department of Electrical and Computer Engineering. Virginia Polytechnic Institute and State University, Blacksburg, VA.Google Scholar
- Steiner, N. J. 2008. Autonomous Computing Systems. Ph.D. thesis, Bradley Department of Electrical and Computer Engineering. Virginia Polytechnic Institute and State University, Blacksburg, VA.Google Scholar
- SWIG, 2009, Interface compiler SWIG. http://www.swig.org.Google Scholar
- Thompson, K. 1984. Reflections on trusting trust. Comm. ACM 27, 761--763. Google Scholar
Digital Library
- Todorovich, E. 2006. Estimacion Estadfstica de Consumo en FPGAs. Ph.D. thesis, Departamento de Ingenieria Informatica, Universidad Autonoma de Madrid.Google Scholar
- Xilinx. 2005. Virtex-II Pro User Guide UGOl2 (v4.0) March 23.Google Scholar
- Xilinx. 2007a. Virtex-5 Configuration User Guide. UGl91 (v2.2) February I.Google Scholar
- Xilinx. 2007b. Virtex-5 User Guide UGl90 (v3.0) February 2.Google Scholar
- Xilinx. 2008. Single Chip Crypto. http://www.xilinx.com/esp/aero_def/crypto.htm.Google Scholar
- Xilinx. 2008. ISE Foundation 10.1. http://www.xilinx.com/ise/logic_designyrod/foundation.htm. XILINX, 2008. JBits 3.0 SDK for Virtex-II, http://www.xilinx.com/labs/projects/jbits/.Google Scholar
- Xilinx. 2009. Platform Studio and the EDK. http://www.xilinx.com/tools/platform.htm.Google Scholar
- XILINX ISE 6.1 documentation. XDL: Xilinx Design Language, In ISE 6.}, <INSTDIR>/help/data/xdl/xdl.html.Google Scholar
Index Terms
Design Assurance Strategy and Toolset for Partially Reconfigurable FPGA Systems
Recommendations
FPGA Analysis Tool: High-Level Flows for Low-Level Design Analysis in Reconfigurable Computing
ARC '09: Proceedings of the 5th International Workshop on Reconfigurable Computing: Architectures, Tools and ApplicationsThe growth of the reconfigurable systems community exposes diverse requirements with regard to functionality of Electronic Design Automation (EDA) tools. Those targeting reconfigurable design analysis and manipulation require low-level design tools for ...
SeReCon: a secure reconfiguration controller for self-reconfigurable systems
A risk of covert insertion of circuitry into reconfigurable computing (RC) systems exists. This paper reviews risks of hardware attack on field programmable gate array (FPGA)-based RC systems and proposes a method for secure system credentials ...
Network-on-chip for a partially reconfigurable FPGA system
ICS '13: Proceedings of the 27th international ACM conference on International conference on supercomputingA custom FPGA-based, 1U CubeSat form-factor reconfigurable computing development platform has been designed and built for the purpose of implementing and testing multicore and multiprocessor systems. The platform was designed to leverage the active ...






Comments