skip to main content
research-article

Optimized System-on-Chip Integration of a Programmable ECC Coprocessor

Published:01 December 2010Publication History
Skip Abstract Section

Abstract

Most hardware/software (HW/SW) codesigns of Elliptic Curve Cryptography have focused on the computational aspect of the ECC hardware, and not on the system integration into a System-on-Chip (SoC) architecture. We study the impact of the communication link between CPU and coprocessor hardware for a typical ECC design, and demonstrate that the SoC may become performance-limited due to coprocessor data- and instruction-transfers. A dual strategy is proposed to remove the bottleneck: introduction of control hierarchy as well as local storage. The performance of the ECC coprocessor can be almost independent of the selection of bus protocols. Besides performance, the proposed ECC coprocessor is also optimized for scalability. Using design space exploration of a large number of system configurations of different architectures, our proposed ECC coprocessor architecture enables trade-offs between area, speed, and security.

References

  1. Aigner, H., Bock, H., Htter, M., and Wolkerstorfer, J. 2004. A low-cost ecc coprocessor for smartcards. In Proceedings of the Conference on Cryptographic Hardware and Embedded Systems. Springer, Berlin, 107--118.Google ScholarGoogle Scholar
  2. Batina, L., Hwang, D., Hodjat, A., Preneel, B., and Verbauwhede, I. 2005. Hardware/software co-design for hyperelliptic curve cryptography (hecc) on the 8051 p. In Proceedings of the Conference on Cryptographic Hardware and Embedded Systems. Springer, Berlin, 106--118. Google ScholarGoogle ScholarDigital LibraryDigital Library
  3. Cheung, R. C. C., Luk, W., and Cheung, P. Y. K. 2005. Reconfigurable elliptic curve cryptosystems on a chip. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE’05). IEEE Computer Society, Los Alamitos, CA, 24--29. Google ScholarGoogle ScholarDigital LibraryDigital Library
  4. Coron, J.-S. 1999. Resistance against differential power analysis for elliptic curve cryptosystems. In Proceedings of the 1st International Workshop on Cryptographic Hardware and Embedded Systems (CHES’99). Springer-Verlag, 292--302. Google ScholarGoogle ScholarDigital LibraryDigital Library
  5. Groβschädl, J. 2001. A low-power bit-serial multiplier for finite fields gf(2m). In Proceedings of the 34th IEEE International Symposium on Circuits and Systems. IEEE, 37--40.Google ScholarGoogle Scholar
  6. Guo, X. and Schaumont, P. 2009. Optimizing the control hierarchy of an ecc coprocessor design on an fpga based soc platform. In Proceedings of 5th International Workshop on Applied Reconfigurable Computing. Springer-Verlag, Berlin, 169--180. Google ScholarGoogle ScholarDigital LibraryDigital Library
  7. Guo, X., Fan, J., Schaumont, P., and Verbauwhede, I. 2009. Programmable and parallel ecc coprocessor architecture: Tradeoffs between area, speed and security. In Proceedings of the Workshop on Cryptographic Hardware and Embedded Systems (CHES’09). Springer, 289--303. Google ScholarGoogle ScholarDigital LibraryDigital Library
  8. Gura, N., Shantz, S. C., Eberle, H., Gupta, S., Gupta, V., Finchelstein, D., Goupy, E., and Stebila, D. 2003. An end-to-end systems approach to elliptic curve cryptography. In Revised Papers from the 4th International Workshop on Cryptographic Hardware and Embedded Systems (CHES’02). Springer-Verlag, 349--365. Google ScholarGoogle ScholarDigital LibraryDigital Library
  9. Gura, N., Patel, A., Wander, A., Eberle, H., and Shantz, S. C. 2004. Comparing elliptic curve cryptography and rsa on 8-bit cpus. In Proceedings of the Conference on Cryptographic Hardware and Embedded Systems. Springer, Berlin, 925--943.Google ScholarGoogle Scholar
  10. Hankerson, D., Menezes, A., and Vanstone, S. 2004. Guide to Elliptic Curve Cryptography. Springer-Verlag, Berlin. Google ScholarGoogle ScholarDigital LibraryDigital Library
  11. Hempel, G. and Hochberger, C. 2007. A resource optimized processor core for fpga based socs. In Proceedings of the 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD’07). IEEE Computer Society, Los Alamitos, CA, 51--58. Google ScholarGoogle ScholarDigital LibraryDigital Library
  12. Hodjat, A., Hwang, D., Batina, L., and Verbauwhede, I. 2005. A hyperelliptic curve crypto coprocessor for an 8051 microcontroller. In Proceedings of the 19th IEEE Workshop on Signal Processing Systems. IEEE, 93--98.Google ScholarGoogle Scholar
  13. Itoh, T. and Tsujii, S. 1988. A fast algorithm for computing multiplicative inverses in gf(2m) using normal bases. In Information and Computation. Academic Press, Inc., 171--177. Google ScholarGoogle ScholarDigital LibraryDigital Library
  14. Järvinen, K. and Skyttä, J. 2008. On parallelization of high-speed processors for elliptic curve cryptography. IEEE Trans. VLSI Syst. 1162--1175. Google ScholarGoogle ScholarDigital LibraryDigital Library
  15. Koblitz, A. H., Koblitz, N., and Menezes, A. 2008. Elliptic curve cryptography: The serpentine course of a paradigm shift. http://eprint.iacr.org/2008/390.Google ScholarGoogle Scholar
  16. Koblitz, N. 1987. Elliptic curve cryptosystems. Mathematics of computation. Math. Comput. 48, 177, 203--209.Google ScholarGoogle Scholar
  17. Koblitz, N. 1990. A family of jacobians suitable for discrete log cryptosystems. In Proceedings of the 8th Annual International Cryptology Conference on Advances in Cryptology (CRYPTO’88). Springer-Verlag, 94--99. Google ScholarGoogle ScholarDigital LibraryDigital Library
  18. Koschuch, M., Lechner, J., Weitzer, A., Groβschädl, J., Szekely, A., Tillich, S., and Wolkerstorfer, J. 2006. Hardware/software co-design of elliptic curve cryptography on an 8051 microcontroller. In Proceedings of the Conference on Cryptographic Hardware and Embedded Systems. Springer, Berlin, 430--444. Google ScholarGoogle ScholarDigital LibraryDigital Library
  19. Kumar, S. and Paar, C. 2004. Reconfigurable instruction set extension for enabling ecc on an 8-bit processor. In Proceedings of the Conference on Field Programmable Logic and Application. Springer, Berlin, 586--585.Google ScholarGoogle Scholar
  20. Kumar, S., Wollinger, T., and Paar, C. 2006. Optimum digit serial gf(2m) multipliers for curve-based cryptography. IEEE Trans. Comput. 55, 10, 1306--1311. Google ScholarGoogle ScholarDigital LibraryDigital Library
  21. López, J. and Dahab, R. 1999. Fast multiplication on elliptic curves over gf(2m) without precomputation. In Proceedings of the 1st International Workshop on Cryptographic Hardware and Embedded Systems (CHES’99). Springer-Verlag, 316--327. Google ScholarGoogle ScholarDigital LibraryDigital Library
  22. Miller, V. S. 1986. Use of elliptic curves in cryptography. In CRYPTO’85: Advances in Cryptology. Springer-Verlag, 417--426. Google ScholarGoogle ScholarDigital LibraryDigital Library
  23. NIST. 2000. Digital signature standard. FIPS PUB 186-2 Federal Information Processing Standard. NIST.Google ScholarGoogle Scholar
  24. Orlando, G. and Paar, C. 2000. A high performance reconfigurable elliptic curve processor for gf(2m). In Proceedings of the 2nd International Workshop on Cryptographic Hardware and Embedded Systems (CHES’00). Springer-Verlag, 41--56. Google ScholarGoogle ScholarDigital LibraryDigital Library
  25. Rodríguez-Henríquez, F., Saqib, N. A., Díaz-Pèrez, A., and Koc, C. K. 2006. Cryptographic Algorithms on Reconfigurable Hardware (Signals and Communication Technology). Springer-Verlag. Google ScholarGoogle ScholarDigital LibraryDigital Library
  26. Sakiyama, K., Batina, L., Preneel, B., and Verbauwhede, I. 2006. Superscalar coprocessor for high-speed curve-based cryptography. In Proceedings of the Conference on Cryptographic Hardware and Embedded Systems. Springer, Berlin, 415--429. Google ScholarGoogle ScholarDigital LibraryDigital Library
  27. Schaumont, P., Ching, D., and Verbauwhede, I. 2006. An interactive codesign environment for domain-specific coprocessors. ACM Trans. Des. Autom. Electron. Syst. 11, 1, 70--87. Google ScholarGoogle ScholarDigital LibraryDigital Library

Index Terms

  1. Optimized System-on-Chip Integration of a Programmable ECC Coprocessor

        Recommendations

        Comments

        Login options

        Check if you have access through your login credentials or your institution to get full access on this article.

        Sign in

        Full Access

        • Published in

          cover image ACM Transactions on Reconfigurable Technology and Systems
          ACM Transactions on Reconfigurable Technology and Systems  Volume 4, Issue 1
          December 2010
          233 pages
          ISSN:1936-7406
          EISSN:1936-7414
          DOI:10.1145/1857927
          Issue’s Table of Contents

          Copyright © 2010 ACM

          Publisher

          Association for Computing Machinery

          New York, NY, United States

          Publication History

          • Published: 1 December 2010
          • Accepted: 1 January 2010
          • Revised: 1 November 2009
          • Received: 1 April 2009
          Published in trets Volume 4, Issue 1

          Permissions

          Request permissions about this article.

          Request Permissions

          Check for updates

          Qualifiers

          • research-article
          • Research
          • Refereed

        PDF Format

        View or Download as a PDF file.

        PDF

        eReader

        View online with eReader.

        eReader
        About Cookies On This Site

        We use cookies to ensure that we give you the best experience on our website.

        Learn more

        Got it!