Abstract
Electronic systems for safety critical applications such as space and avionics need the maximum level of dependability for guarantee the success of their missions. Simultaneously the computation capabilities required in these fields are constantly increasing for afford the implementation of different kind of applications ranging from signal processing to networking. SRAM-based FPGAs are the candidate devices to achieve this goal thanks to their high versatility of implementing complex circuits with a very short development time. However, in critical environments, the presence of Single Event Upsets (SEUs) affecting the FPGA’s functionalities, requires the adoption of specific fault tolerant techniques, like Triple Modular Redundancy (TMR), able to increase the protection capability against radiation effects, but on the other side, introducing a dramatic penalty in terms of performances. In this paper, it is proposed a new timing-driven placement algorithm for implementing soft-errors resilient circuits on SRAM-based FPGAs with a negligible degradation of performance. The algorithm is based on a placement heuristic able to remove the crossing error domains while decreasing the routing congestions and delay inserted by the TMR routing and voting scheme. Experimental analysis performed by timing analysis and SEU static analysis point out a performance improvement of 29% on the average with respect to standard TMR approach and an increased robustness against SEU affecting the FPGA’s configuration memory. Accurate analyses of SEUs sensitivity and performance optimization have been performed on a real microprocessor core demonstrating an improvement of performances of more than 62%.
- Adya, S. N. and Markov, I.L. 2003. Fixed-outline f1oorplanning: enabling hierarchical design. IEEE Trans. VLSI Syst. 2, 6, 1120--1135. Google Scholar
Digital Library
- Anghel, L. and Nicolaidis, M. 2000. Cost reduction and evaluation of a temporary faults detecting technique. In Proceedings of the Conference and Exhibition on Design, Automation and Test in Europe. ACM Press, New York, 591--598. Google Scholar
Digital Library
- Carmichael, C. 2001. XappI97, Triple modular redundancy design technique for virtex fpgas. Xilinx Application Notes. http://www.xilinx.com/support/documentation/application_notes.htm.Google Scholar
- Ceschla, M., Paccagnella A., Lee S., Eang C., Bellato M., Menichelli M., Papi A., Kaminski A., and Wyss, J. 2002. Ion beam testing of Altera APEX FPGAs. In Proceedings of the Nuclear and Space Radiation Effects Conference (NSREC’02): Radiation Effects Data Workshop Record.Google Scholar
- Dupont, D., Nicolaidis, M., and Rohr, P. 2002. Embedded robustness IPs for transient-error-free ICs. IEEE Des. Test Comput. 56--70. Google Scholar
Digital Library
- Gebelein, J., Engel, H., and Kebschull, U. 2009. An approach to system-wide fault tolerance for FPGA. In Proceedings of the IEEE Conference on Field Programmable Logic.Google Scholar
- Habinc, S. 2002. Functional triple modular redundancy (FTMR) VHDL design methodology for redundancy in combinational and sequential logic. http://www.esa.int/TEC/Microelectronics/SEMP0NU681F_0.html.Google Scholar
- ITC. 1999. ITC’99 Benchmark homepage. http://www.cerc.utexas.edulitc99-benchmarkslbench.html.Google Scholar
- Jedec Standards. 2001. JESD89, Measurement and reporting of alpha particles and terrestrial cosmic ray-induced soft errors in semiconductor devices. http://www4.tsl.uu.se/~bumpen/jedec.pdf.Google Scholar
- Kanstensmidt, F. L., Sterpone, L., Carro, L., and Sonza Reorda, M., 2005. On the optimal design of triple modular redundancy logic for SRAM-based FPGAs. In Proceedings of the Conference and Exhibition on Design, Automation and Test in Europe. 1290--1295. Google Scholar
Digital Library
- Katz, R., Label, K., Wang, I. J., Cronquist, B., Koga, R., Penzin, S., and Swift, G. 1997. Radiation effects on current field programmable technologies. IEEE Trans. Nucl. Sci. 44, 6, 1945--1956.Google Scholar
Cross Ref
- Lima, F., Carro, I., and Reis, R., 2003. Designing fault tolerant systems into SRAM-based FPGAs. InProceedings of the ACM/IEEE Design Automation Conference. 650--655. Google Scholar
Digital Library
- Montone, A., Redaelli, F., Santambrogio M. D., and Ogrenci Memik, S. 2006. A reconfiguration-aware floorplanner for FPGAs. In Proceedings of the International Conference on Reconfigurable Computing and FPGAs. 109--114. Google Scholar
Digital Library
- Morlet, C., Autelitano, F., Cardarllli, G. C., Re, M., Petronqari, E., Bogo, G., and Franceschelli, M. 2008. A software defined radio architecture for a regenerative onboard processor. In Proceedings of the NASA/ESA Conference on Adaptive Hardware and Systems. 164--171. Google Scholar
Digital Library
- Osterloh, B., Michalik, H., Fiethe, B., and Katarowski, K. 2008. Advanced system- on-chip design with in-flight reconfigurable processing cores for space applications. In Proceedings of the International Conference on Data Systems In Aerospace (DASIA’08).Google Scholar
- Peterson, W. W. 1980. Error-Correcting Codes 2nd Ed. MIT Press, Cambridge, MA.Google Scholar
- Ping-Hung, Y., Chia-Lin, Y., and Yao-Wen, C. 2004. Temporal floorplanning using the t-tree formulation. In Proceedings of the IEEE/ACM International Conference on Computer Aided Design (ICCAD’04). 300--305. Google Scholar
Digital Library
- Quinn, H., Morgan, K., Graham, P., Krone, J., Caffrey, M., and Lundgreen, K. 2007. Domain crossing errors: Limitations on single-device triple-modular redundancy circuits in Xilinx. IEEE Trans. Nucl. Sci. 52, 6, 2037--2043.Google Scholar
Cross Ref
- Samudrala, P. K., Ramos, J., and Katkoorj S. 2004. Selective triple modular redundancy (STMR) based single-event upset (SEU) tolerant synthesis for FPGAs. IEEE Trans. Nucl. Sci. 51, 5.Google Scholar
Cross Ref
- Singhal, L. and Bozorgzadeh, E. 2006. Multi-layer floorplanning on a sequence of reconfigurable designs. In Proceedings of the International Conference on Field Programmable Logic and Applications. 1--8.Google Scholar
- Sterpone, L. 2008. Electronic System Design Techniques for Safety Critical Applications. Springer. Google Scholar
Digital Library
- Sterpone, L. 2009. Timing driven placement for fault tolerant circuits implemented on SRAM-based FPGAs. In Proceedings of the ACM International Conference on Applied Reconfigurable Computing. ACM Press, 85--96. Google Scholar
Digital Library
- Sterpone, L. and Battezzati, N. 2008. A novel design flow for the performance optimization of fault tolerant circuits on SRAM-based FPGAs. In Proceedings of the NASA/ESA Conference on Adaptive Hardware and Systems. 157--163. Google Scholar
Digital Library
- Sterpone, L. and Violante, M. 2005. A new analytical approach to estimate the effects of SEUs in TMR architectures implemented through SRAM-based FPGAs. IEEE Trans. Nucl. Sci. 52, 6, 2217--2223.Google Scholar
Cross Ref
- Sterpone, L. and Violante, M. 2006. A new reliability-oriented place and route algorithm for SRAM-based FPGAs. IEEE Trans. Comput. 55, 6, 732--744. Google Scholar
Digital Library
- Sterpone, L., Violante, M., Sorensen, R. H., Merodio, D., Sturesson, F., Weigand, R., and Mattsson, S. 2007. Experimental validation of a tool for predicting the effects of soft errors in SRAM-based FPGAs. IEEE Trans. Nucl. Sci. 54, 6, 2576--2583.Google Scholar
Cross Ref
- Vasilko, M. 1999. Dynasty: A temporal floorplanning based CAD framework for dynamically reconfigurable logic systems. In Proceedings of the 9th International Workshop on Field-Programmable Logic and Applications. Springer-Verlag, 124--133. Google Scholar
Digital Library
- Xilinx. 2000. XAPP216, Correcting single-event upset through Virtex partial reconfiguration. http://www.xilinx.com/support/documentation/application_notes.htm.Google Scholar
- Xilinx. 2003. Virtex-II Platform FPGA: Complete data sheet. ref. DS031.Google Scholar
- Xilinx. 2005. TMRTool User Guide. UG156, (v2.0).Google Scholar
Index Terms
A New Timing Driven Placement Algorithm for Dependable Circuits on SRAM-based FPGAs
Recommendations
Timing Driven Placement for Fault Tolerant Circuits Implemented on SRAM-Based FPGAs
ARC '09: Proceedings of the 5th International Workshop on Reconfigurable Computing: Architectures, Tools and ApplicationsElectronic systems for safety critical applications such as space and avionics need the maximum level of dependability for guarantee the success of their missions. Contrariwise the computation capabilities required in these fields are constantly ...
A Flat Timing-Driven Placement Flow for Modern FPGAs
DAC '19: Proceedings of the 56th Annual Design Automation Conference 2019In this paper, we propose a novel, flat analytic timing-driven placer without explicit packing for Xilinx UltraScale FPGA devices. Our work uses novel methods to simultaneously optimize for timing, wirelength and congestion throughout the global and ...
Timing-driven partitioning-based placement for island style FPGAs
In traditional field programmable gate array (FPGA) placement methods, there is virtually no coupling between placement and routing. Performing simultaneous placement and detailed routing has been shown to generate much better placement qualities, but ...






Comments