Abstract
Embedded systems with real-time constraints depend on a priori knowledge of worst-case execution times (WCETs) to determine if tasks meet deadlines. Static timing analysis derives bounds on WCETs but requires statically known loop bounds.
This work removes the constraint on known loop bounds through parametric analysis expressing WCETs as functions. Tighter WCETs are dynamically discovered to exploit slack by dynamic voltage scaling (DVS) saving 60% to 82% energy over DVS-oblivious techniques and showing savings close to more costly dynamic-priority DVS algorithms.
Overall, parametric analysis expands the class of real-time applications to programs with loop-invariant dynamic loop bounds while retaining tight WCET bounds.
- Aboughazaleh, N., Childers, B., Mosse, D., Melhem, R., and Craven, M. 2003. Energy management for real-time embedded applications with compiler support. In Proceedings of the Conference on Language, Compiler, and Tool Support for Embedded Systems. ACM, New York. Google Scholar
Digital Library
- Aboughazaleh, N., Mosse, D., Childers, B., and Melhem, R. 2001. Toward the placement of power management points in real time applications. In Proceedings of the Workshop on Compilers and Operating Systems for Low-Power. ACM, New York. Google Scholar
Digital Library
- Aboughazaleh, N., Mosse, D., Childers, B., Melhem, R., and Craven, M. 2003. Collaborative operating system and compiler power management for real-time applications. In Proceedings of the Real-Time Embedded Technology and Applications Symposium. IEEE, Los Alamitos, CA. Google Scholar
Digital Library
- Aho, A. V., Sethi, R., and Ullman, J. D. 1986. Compilers -- Principles, Techniques, and Tools. Addison-Wesley, Upper Saddle River, NJ. Google Scholar
Digital Library
- AL-Yaqoubi, N. 1997. Reducing timing analysis complexity by partitioning control flow. M.S. thesis, Florida State University.Google Scholar
- Anantaraman, A., Seth, K., Patil, K., Rotenberg, E., and Mueller, F. 2003. Virtual simple architecture (VISA): Exceeding the complexity limit in safe real-time systems. In Proceedings of the International Symposium on Computer Architecture. ACM, New York, 250--261. Google Scholar
Digital Library
- Anantaraman, A., Seth, K., Patil, K., Rotenberg, E., and Mueller, F. 2004. Enforcing safety of real-time schedules on contemporary processors using a virtual simple architecture (visa). In Proceedings of the Real-Time Systems Symposium. IEEE, Los Alamitos, CA, 114--125. Google Scholar
Digital Library
- Arnold, R., Mueller, F., Whalley, D. B., and Harmon, M. 1994. Bounding worst-case instruction cache performance. In Proceedings of the Real-Time Systems Symposium. IEEE, Los Alamitos, CA, 172--181.Google Scholar
- Aydin, H., Melhem, R., Mosse, D., and Mejia-Alvarez, P. 2001. Dynamic and aggressive scheduling techniques for power-aware real-time systems. In Proceedings of the Real-Time Systems Symposium. IEEE, Los Alamitos, CA. Google Scholar
Digital Library
- Berg, C. 2006. Plru cache domino effects. In Proceedings of the 6th International Workshop on Worst-Case Execution Time Analysis. ACM, New York.Google Scholar
- Bernat, G. and Burns, A. 2000. An approach to symbolic worst-case execution time analysis. In Proceedings of the 25th IFAC Workshop on Real-Time Programming.Google Scholar
- Bernat, G., Colin, A., and Petters, S. 2002. WCET analysis of probabilistic hard real-time systems. In Proceedings of the Real-Time Systems Symposium. IEEE, Los Alamitos, CA. Google Scholar
Digital Library
- Brooks, D., Tiwari, V., and Martonosi, M. 2000. Watch: A framework for architectural-level power analysis and optimizations. In Proceedings of the 27th Annual International Symposium on Computer Architecture. IEEE, Los Alamitos, CA, 83--94. Google Scholar
Digital Library
- Burger, D., Austin, T., and Bennett, S. 1996. Evaluating future microprocessors: The simplescalar toolset. Tech. rep. CS-TR-96-1308, University of Wisconsin.Google Scholar
- Byhlin, S., Ermedahl, A., Gustafsson, J., and Per, B. L. 2005. Applying static WCET analysis to automotive communication software. In Proceedings of the Euromicro Conference on Real-Time Systems. IEEE, Los Alamitos, CA. Google Scholar
Digital Library
- C-LAB. Wcet benchmarks. http://www.c-lab.de/home/en/download.html.Google Scholar
- Chapman, R., Burns, A., and Wellings, A. 1996. Combining static worst-case timing analysis and program proof. Real-Time Syst. 11, 2, 145--171. Google Scholar
Digital Library
- Chen, K., Malik, S., and August, D. I. 2001. Retargetable static-timing analysis for embedded software. In Proceedings of the International Symposium on System Synthesis. IEEE, Los Alamitos, CA. Google Scholar
Digital Library
- Colin, A. and Puaut, I. 2001. Worst-case execution time analysis for a processor with branch prediction. Real-Time Syst. 18, 2/3, 249--174. Google Scholar
Digital Library
- Engblom, J. 2002. Processor pipelines and static worst-case execution time analysis. Ph.D. thesis, Dept. of Information Technology, Uppsala University.Google Scholar
- Engblom, J., Ermedahl, A., Sjdin, M., Gustafsson, J., and Hansson, H. 2001. Execution-time analysis for embedded real-time systems. Int. J. Softw. Tools Technol. Trans.Google Scholar
- Ferdinand, C. and Wilhelm, R. 1999. Efficient and precise cache behavior prediction for real-time systems. Real-Time Syst. 17, 2/3, 131--181. Google Scholar
Digital Library
- Gheorghita, V. S., Stuijk, S., Basten, T., and Corporaal, H. 2005. Automatic scenario detection for improved WCET estimation. In Proceedings of the Design Automation Conference. ACM, New York. Google Scholar
Digital Library
- Govil, K., Chan, E., and Wasserman, H. 1995. Comparing algorithms for dynamic speed-setting of a low-power cpu. In Proceedings of the 1st International Conference on Mobile Computing and Networking. ACM, New York. Google Scholar
Digital Library
- Gruian, F. 2001. Hard real-time scheduling for low-energy using stochastic data and dvs processors. In Proceedings of the International Symposium on Low-Power Electronics and Design. IEEE, Los Alamitos, CA. Google Scholar
Digital Library
- Grunwald, D., Levis, P., III, C. M., Neufeld, M., and Farkas, K. 2000. Policies for dynamic clock scheduling. In Proceedings of the Symposium on Operating Systems Design and Implementation. USENIX, Berkeley, CA. Google Scholar
Digital Library
- Harmon, M., Baker, T. P., and Whalley, D. B. 1992. A retargetable technique for predicting execution time. In Proceedings of the Real-Time Systems Symposium. IEEE, Los Alamitos, CA, 68--77.Google Scholar
- Healy, C., Sjodin, M., Rustagi, V., Whalley, D., and Van Engelen, R. 2000. Supporting timing analysis by automatic bounding of loop iterations. Real-Time Syst. 18, 2/3, 121--148. Google Scholar
Digital Library
- Healy, C. A., Arnold, R. D., Mueller, F., Whalley, D., and Harmon, M. G. 1999. Bounding pipeline and instruction cache performance. IEEE Trans. Comput. 48, 1, 53--70. Google Scholar
Digital Library
- Healy, C. A., Sjödin, M., and Whalley, D. B. 1998. Bounding loop iterations for timing analysis. In Proceedings of the Real-Time Embedded Technology and Applications Symposium. IEEE, Los Alamitos, CA, 12--21. Google Scholar
Digital Library
- Healy, C. A., Whalley, D. B., and Harmon, M. G. 1995. Integrating the timing analysis of pipelining and instruction caching. In Proceedings of the Real-Time Systems Symposium. IEEE, Los Alamitos, CA, 288--297. Google Scholar
Digital Library
- Hergenhan, A. and Rosenstiel, W. 2000. Static-timing analysis of embedded software on advanced processor architectures. In Proceedings of the Design Automation Test in Europe. IEEE, Los Alamitos, CA, 552--559. Google Scholar
Digital Library
- Jejurikar, R. and Gupta, R. 2005. Dynamic slack reclamation with procrastination scheduling in real-time embedded systems. In Proceedings of the Design Automation Conference. IEEE, Los Alamitos, CA. Google Scholar
Digital Library
- Jejurikar, R., Pereira, C., and Gupta, R. 2004. Leakage aware dynamic voltage scaling for real-time embedded systems. In Proceedings of the Design Automation Conference. IEEE, Los Alamitos, CA. Google Scholar
Digital Library
- Kang, D., Crago, S., and Suh, J. 2002. A fast resource synthesis technique for energy-efficient real-time systems. In Proceedings of the Real-Time Systems Symposium. IEEE, Los Alamitos, CA. Google Scholar
Digital Library
- Lee, C., Hahn, J., Seo, Y., Min, S., Ha, R., Hong, S., Park, C., Lee, M., and Kim, C. 1996. Analysis of cache-related preemption delay in fixed-priority preemptive scheduling. In Proceedings of the Real-Time Systems Symposium. IEEE, Los Alamitos, CA. Google Scholar
Digital Library
- Lee, C.-H. and Shin, K. G. 2004. On-line dynamic voltage scaling for hard real-time systems using the edf algorithm. In Proceedings of the Real-Time Embedded Technology and Applications Symposium. IEEE, Los Alamitos, CA.Google Scholar
- Lee, Y.-H. and Krishna, C. M. 2003. Voltage-clock scaling for low-energy consumption in fixed-priority real-time systems. Real-Time Syst. 24, 3, 303--317. Google Scholar
Digital Library
- Li, Y.-T. S., Malik, S., and Wolfe, A. 1996. Cache modeling for real-time software: Beyond direct mapped instruction caches. In Proceedings of the Real-Time Systems Symposium. IEEE, Los Alamitos, CA, 254--263. Google Scholar
Digital Library
- Lim, S.-S., Bae, Y. H., Jang, G. T., Rhee, B.-D., Min, S. L., Park, C. Y., Shin, H., and Kim, C. S. 1994. An accurate worst case timing analysis for RISC processors. In Proceedings of the Real-Time Systems Symposium. IEEE, Los Alamitos, CA, 97--108.Google Scholar
- Lisper, B. 2003. Fully automatic, parametric worst-case execution time analysis. In Proceedings of the International Workshop on Worst-Case Execution Time Analysis. 99--102.Google Scholar
- Liu, C. and Layland, J. 1973. Scheduling algorithms for multiprogramming in a hard-real-time environment. J. Assoc. Comput. Mach. 20, 1, 46--61. Google Scholar
Digital Library
- Liu, Y. and Mok, A. K. 2003. An integrated approach for applying dynamic voltage scaling to hard real-time systems. In Proceedings of the 9th Real-Time and Embedded Technology and Applications Symposium. IEEE, Los Alamitos, CA. Google Scholar
Digital Library
- Lundqvist, K. and Wall, G. 1996. Using object oriented methods in Ada 95 to implement linda. In Proceedings of the Ada Europe International Conference on Reliable Software Technologies. Springer-Verlag, Berlin. Google Scholar
Digital Library
- Malik, S., Martonosi, M., and Li, Y.-T. S. 1997. Static timing analysis of embedded software. In Proceedings of the 34th Conference on Design Automation. ACM, New York, 147--152. Google Scholar
Digital Library
- Mitra, T. and Roychoudhury, A. 2002. A framework to model branch prediction for wcet analysis. In Proceedings of the 2nd Workshop on Worst-Case Execution Time Analysis.Google Scholar
- Mohan, S., Mueller, F., Hawkins, W., Root, M., Healy, C., and Whalley, D. 2005. Para-scale: Exploiting parametric timing analysis for real-time schedulers and dynamic voltage scaling. In Proceedings of the Real-Time Systems Symposium. IEEE, Los Alamitos, CA, 233--242. Google Scholar
Digital Library
- Mosse, D., Aydin, H., Childers, B., and Melhem, R. 2000. Compiler-assisted dynamic power-aware scheduling for real-time applications. In Proceedings of the Workshop on Compilers and Operating Systems for Low-Power. ACM, New York.Google Scholar
- Mueller, F. 2000. Timing analysis for instruction caches. Real-Time Syst. 18, 2/3, 209--239. Google Scholar
Digital Library
- Park, C. Y. 1993. Predicting program execution times by analyzing static and dynamic program paths. Real-Time Syst. 5, 1, 31--61. Google Scholar
Digital Library
- Pering, T., Burd, T., and Brodersen, R. 1995. The simulation of dynamic voltage scaling algorithms. In Proceedings of the Symposium on Low-Power Electronics. ACM, New York. Google Scholar
Digital Library
- Pillai, P. and Shin, K. 2001. Real-time dynamic voltage scaling for low-power embedded operating systems. In Proceedings of the Symposium on Operating Systems Principles. Google Scholar
Digital Library
- Puschner, P. and Koza, C. 1989. Calculating the maximum execution time of real-time programs. Real-Time Syst. 1, 2, 159--176. Google Scholar
Digital Library
- Ramaprasad, H. and Mueller, F. 2006. Bounding preemption delay within data cache reference patterns for real-time tasks. In Proceedings of the Real-Time Embedded Technology and Applications Symposium. IEEE, Los Alamitos, CA, 71--80. Google Scholar
Digital Library
- Saewong, S. and Rajkumar, R. 2003. Practical voltage-scaling for fixed-priority rt-systems. In Proceedings of the 9th Real-Time and Embedded Technology and Applications Symposium. IEEE, Los Alamitos, CA. Google Scholar
Digital Library
- Schneider, J. 2000. Cache and pipeline sensitive fixed priority scheduling for preemptive real-time systems. In Proceedings of the Real-Time Systems Symposium. IEEE, Los Alamitos, CA, 195--204. Google Scholar
Digital Library
- Seth, K., Anantaraman, A., Mueller, F., and Rotenberg, E. 2003. Fast: Frequency-aware static timing analysis. In Proceedings of the Real-Time Systems Symposium. IEEE, Los Alamitos, CA, 40--51. Google Scholar
Digital Library
- Shin, D., Kim, J., and Lee, S. 2001. Intra-task voltage scheduling for low-energy hard real-time applications. In Proceedings of the Design and Test of Computers. IEEE, Los Alamitos, CA.Google Scholar
- Shin, Y., Choi, K., and Sakurai, T. 2000. Power optimization of real-time embedded systems on variable speed processors. In Proceedings of the International Conference on Computer-Aided Design. IEEE, Los Alamitos, CA. Google Scholar
Digital Library
- Staschulat, J. and Ernst, R. 2004. Multiple process execution in cache related preemption delay analysis. In Proceedings of the International Conference on Embedded Software. ACM, New York. Google Scholar
Digital Library
- Staschulat, J., Schliecker, S., and Ernst, R. 2005. Scheduling analysis of real-time systems with precise modeling of cache related preemption delay. In Proceedings of the Euromicro Conference on Real-Time Systems. IEEE, Los Alamitos, CA. Google Scholar
Digital Library
- Thesing, S., Souyris, J., Heckmann, R., and M. Langenbach, F. R.,Wilhelm, R., and Ferdinand, C. 2003. An abstract interpretation-based timing validation of hard real-time avionics. In Proceedings of the International Performance and Dependability Symposium. IEEE, Los Alamitos, CA.Google Scholar
- Unger, S. and Mueller, F. 2002. Handling irreducible loops: Optimized node splitting vs. dj-graphs. ACM Trans. Program. Lang. Syst. 24, 4, 299--333. Google Scholar
Digital Library
- Vera, X., Lisper, B., and Xue, J. 2003. Data-caches in multitasking hard real-time systems. In Proceedings of the Real-Time Systems Symposium. IEEE, Los Alamitos, CA. Google Scholar
Digital Library
- Vivancos, E., Healy, C., Mueller, F., and Whalley, D. 2001. Parametric timing analysis. In Workshop on Language, Compiler, and Tool Support for Embedded Systems. ACM SIGPLAN Not. 36, 88--93. Google Scholar
Digital Library
- Wegener, J. and Mueller, F. 2001. A comparison of static analysis and evolutionary testing for the verification of timing constraints. Real-Time Syst. 21, 3, 241--268. Google Scholar
Digital Library
- Weiser, M., Welch, B., Demers, A., and Shenker, S. 1994. Scheduling for reduced cpu energy. In Proceedings of the 1st Symposium on Operating Systems Design and Implementation. USENIX, Berkeley, CA. Google Scholar
Digital Library
- White, R., Mueller, F., Healy, C., Whalley, D., and Harmon, M. 1997. Timing analysis for data-caches and set-associative-caches. In Proceedings of the Real-Time Embedded Technology and Applications Symposium. IEEE, Los Alamitos, CA, 192--202. Google Scholar
Digital Library
- White, R. T., Mueller, F., Healy, C., Whalley, D., and Harmon, M. G. 1999. Timing analysis for data and wrap-around fill caches. Real-Time Syst. 17, 2/3, 209--233. Google Scholar
Digital Library
- Zhang, F. and Chanson, S. T. 2002. Processor voltage scheduling for real-time tasks with non-preemptable sections. In Proceedings of the Real-Time Systems Symposium. IEEE, Los Alamitos, CA. Google Scholar
Digital Library
- Zhong, X. and Xu, C.-Z. 2005. Energy-aware modeling and scheduling of real-time tasks for dynamic voltage scaling. In Proceedings of the Real-Time Systems Symposium. IEEE, Los Alamitos, CA. Google Scholar
Digital Library
- Zhu, Y. and Mueller, F. 2004. Feedback edf scheduling exploiting dynamic voltage scaling. In Proceedings of the Real-Time Embedded Technology and Applications Symposium. IEEE, Los Alamitos, CA, 84--93. Google Scholar
Digital Library
- Zhu, Y. and Mueller, F. 2005. Feedback edf scheduling exploiting hardware-assisted asynchronous dynamic voltage scaling. In Proceedings of the Conference on Language, Compiler, and Tool Support for Embedded Systems. ACM, New York, 203--212. Google Scholar
Digital Library
Index Terms
Parametric timing analysis and its application to dynamic voltage scaling
Recommendations
Hybrid Timing Analysis of Modern Processor Pipelines via Hardware/Software Interactions
RTAS '08: Proceedings of the 2008 IEEE Real-Time and Embedded Technology and Applications SymposiumEmbedded systems are often subject to constraints that require determinism to ensure that task deadlines are met. Such systems are referred to as real-time systems. Schedulability analysis provides a firm basis to ensure that tasks meet their deadlines ...
Worst Case Execution Time Analysis for a Processor withBranch Prediction
Special issue on worst-case execution-time analysisThe fundamental requirement for hard real-time systems is that task deadlines be never missed. As a consequence, knowing tasks worst case execution times (WCET) is crucial for such systems. Taking into account modern architectural features makes it possible ...
Making DRAM refresh predictable
Embedded control systems with hard real-time constraints require that deadlines are met at all times or the system may malfunction with potentially catastrophic consequences. Schedulability theory can assure deadlines for a given task set when periods ...






Comments