
- Fisher80 J. A. Fisher. An Effective Packing Method for Use with 2th-way Jump Instruction Hardware. 13'th Annual Microprogramming Workshop, Colorado Springs, Nov. 1980, SIGMICRO Newsletter, 11(3&4), 64-75. Google Scholar
Digital Library
- Fisher81 J. A. Fisher. Trace scheduling: A technique for global microcode compaction. IEEE Transactions on Computers C-30(7), July 1981, 478-490.Google Scholar
- FostRise C. C. koster and E. M. Riseman. Percolation of code to enhance parallel dispatching and execution. IEEE Transactions on Computers, 21(12), December 1972, 1411-1415.Google Scholar
- McMahon F. H. McMahon. Lawrence Livermore National Laboratory FORTRAN Kernels: MFLOPS. Livermore, CA. 1983.Google Scholar
- NicFish A. Nicolauand J. A. Fisher. Measuring the Parallelism Available for Very Long Instruction Word Architectures. IEEE Transactions on Computers, C-33(11), NQV. 1984, 968-976.Google Scholar
- Nicolau84 A. Nicolau. The design of a Global Parallel Compilation Technique-Percolation Scheduling. Carneli University, Computer Science Technical Report, 1984.Google Scholar
- PLT D. A. Patterson, K. Lew, and R. Tuck. Towards an efficient machine-independent language for microprogramming. 12th Annual Microprogramming Workshop, ACM Special Interest Group on Microprogramming, 1979, 22-35. Google Scholar
Digital Library
- TadjFlynn G. S. Tadjen and M. J. Flynn "Detection and parallel execution of independent instructions" IEEE Transaction on Computers 19:10 (October 1970), 889-895.Google Scholar
Index Terms
Efficient hardware for multiway jumps and pre-fetches
Recommendations
Hardware/software approaches for reducing the process variation impact on instruction fetches
Special Section on Networks on Chip: Architecture, Tools, and MethodologiesAs technology moves towards finer process geometries, it is becoming extremely difficult to control critical physical parameters such as channel length, gate oxide thickness, and dopant ion concentration. Variations in these parameters lead to dramatic ...






Comments