skip to main content
article
Free Access

An interactive diagnostic/debugging subsystem for bit-slice processors

Published:01 December 1985Publication History
Skip Abstract Section

Abstract

This paper discusses the design and implementation of a debugging/diagnostic subsystem for a bit-slice processor. The subsystem uses serial shadow registers under the control of a single chip microcomputer both to observe and to control processor behavior. Serial lines link the microcomputer to a diagnostic host which provides the user with a comprehensive set of interactive diagnostic commands. Using these commands, the user is able to load the writable control store, verify its contents, load mapping facilities, set breakpoints and examine registers during single-stepping sequences. The subsystem can considerably speed up the firmware development process and when incorporated into the design as a permanent feature, it provides a very low-cost facility for register-level diagnostics during the life of the system. Portability of the diagnostic subsystem across a number of processors is also possible and is conducive to the efficient management of machine diagnosis in the field.

References

  1. 1 W. Sherwood, "A prototype engineering tester for microcode and hardware debugging," The Seventeenth Annual Microprogramming Work shop, Vol. 15, No. 4, pp. 64-69, Dec. 1984. Google ScholarGoogle ScholarDigital LibraryDigital Library
  2. 2 Bipolar Microprocessor Logic and Interface 1985 Data Book, Advanced Micro Devices, Inc., Sunnyvale, California.Google ScholarGoogle Scholar
  3. 3 J. L. Baer, Computer Systems Architecture,Computer Science Press, Potomac, Maryland, 1980.Google ScholarGoogle Scholar
  4. 4 D. P. Siewiorek and R. S. Swarz, The Theory and Practice of Reliable System Design, Digital Press, Bedford, Mass., 1982.Google ScholarGoogle Scholar
  5. 5 G. D. Kraft and W. N. Toy, Microprogrammed Control and Reliable Design of Small Computers, Prentice-Hall, Inc., Englewood Cliffs, New Jersey, 1981. Google ScholarGoogle ScholarDigital LibraryDigital Library
  6. 6 F. J. Burkowski, "The Taskmaster diagnostic subsystem," MSGTR/7.0, Multiprocessor Systems Group, Dept. of Computer Science, University of Waterloo, 1985.Google ScholarGoogle Scholar

Index Terms

  1. An interactive diagnostic/debugging subsystem for bit-slice processors

        Recommendations

        Comments

        Login options

        Check if you have access through your login credentials or your institution to get full access on this article.

        Sign in

        Full Access

        • Published in

          cover image ACM SIGMICRO Newsletter
          ACM SIGMICRO Newsletter  Volume 16, Issue 4
          Dec. 1985
          166 pages
          ISSN:1050-916X
          DOI:10.1145/18906
          Issue’s Table of Contents
          • cover image ACM Conferences
            MICRO 18: Proceedings of the 18th annual workshop on Microprogramming
            December 1985
            201 pages
            ISBN:0897911725
            DOI:10.1145/18927

          Copyright © 1985 Author

          Publisher

          Association for Computing Machinery

          New York, NY, United States

          Publication History

          • Published: 1 December 1985

          Check for updates

          Qualifiers

          • article

        PDF Format

        View or Download as a PDF file.

        PDF

        eReader

        View online with eReader.

        eReader
        About Cookies On This Site

        We use cookies to ensure that we give you the best experience on our website.

        Learn more

        Got it!