Abstract
This paper discusses the design and implementation of a debugging/diagnostic subsystem for a bit-slice processor. The subsystem uses serial shadow registers under the control of a single chip microcomputer both to observe and to control processor behavior. Serial lines link the microcomputer to a diagnostic host which provides the user with a comprehensive set of interactive diagnostic commands. Using these commands, the user is able to load the writable control store, verify its contents, load mapping facilities, set breakpoints and examine registers during single-stepping sequences. The subsystem can considerably speed up the firmware development process and when incorporated into the design as a permanent feature, it provides a very low-cost facility for register-level diagnostics during the life of the system. Portability of the diagnostic subsystem across a number of processors is also possible and is conducive to the efficient management of machine diagnosis in the field.
- 1 W. Sherwood, "A prototype engineering tester for microcode and hardware debugging," The Seventeenth Annual Microprogramming Work shop, Vol. 15, No. 4, pp. 64-69, Dec. 1984. Google Scholar
Digital Library
- 2 Bipolar Microprocessor Logic and Interface 1985 Data Book, Advanced Micro Devices, Inc., Sunnyvale, California.Google Scholar
- 3 J. L. Baer, Computer Systems Architecture,Computer Science Press, Potomac, Maryland, 1980.Google Scholar
- 4 D. P. Siewiorek and R. S. Swarz, The Theory and Practice of Reliable System Design, Digital Press, Bedford, Mass., 1982.Google Scholar
- 5 G. D. Kraft and W. N. Toy, Microprogrammed Control and Reliable Design of Small Computers, Prentice-Hall, Inc., Englewood Cliffs, New Jersey, 1981. Google Scholar
Digital Library
- 6 F. J. Burkowski, "The Taskmaster diagnostic subsystem," MSGTR/7.0, Multiprocessor Systems Group, Dept. of Computer Science, University of Waterloo, 1985.Google Scholar
Index Terms
An interactive diagnostic/debugging subsystem for bit-slice processors
Recommendations
An interactive diagnostic/debugging subsystem for bit-slice processors
MICRO 18: Proceedings of the 18th annual workshop on MicroprogrammingThis paper discusses the design and implementation of a debugging/diagnostic subsystem for a bit-slice processor. The subsystem uses serial shadow registers under the control of a single chip microcomputer both to observe and to control processor ...
Fault diagnosis of bit-slice processor
ISCA '83: Proceedings of the 10th annual international symposium on Computer architectureThis paper proposes a microdiagnostic procedure for efficient fault diagnosis of bit-slice processors that are formed by an array of identical bit-slice processors. A test generation procedure for testing the entire array simultaneously instead of ...
Compiling for Reduced Bit-Width Queue Processors
Embedded systems are characterized by the requirement of demanding small memory footprint code. A popular architectural modification to improve code density in RISC embedded processors is to use a reduced bit-width instruction set. This approach reduces ...






Comments