Abstract
This paper describes the architecture and the current implementation of the hardware unification unit (HUU). The HUU performs the literal unification operation in Prolog processing. It is designed as a coprocessor to a host system that handles other operations of Prolog processing such as bookkeeping and sequencing. After the host system provides input values to the HUU and activates it, the HUU works independently from the host system; when it finishes its operation it reports the result to the host system. The HUU contains local memory that stores the variable binding information. The microinstructions and a sample microprogram of the HUU are described. Performance measures obtained from the HUU simulator are presented and discussed.
- 1 N.S.Woq, "The Performance of the Bottleneck Function of a Prolog Processor," Technical Memo, AT&T Bell Lab. 1984.Google Scholar
- 2 T.P.Dobry, A.M.Despain, Y.N.Patt, "Performance Studies of a Prolog Machine Architecture," Proc. of the 12th Symposium on Computer Architecture, pp. 180-190, June 1985. Google Scholar
Digital Library
- 3 C. Sammut, UNSW Prolog User Manual, 1983.Google Scholar
- 4 N.S.Woo, "A Hardware Unification Unit: Design and Analysis," Proc. of the 12th Symposium on Computer Architecture, pp.l98-205, June 1985. Google Scholar
Digital Library
- 5 P.Robinson, "The SUM: An AI Coprocessor," Byte, pp.169.180, June 1985.Google Scholar
- 6 N.J.Nilsson, Principles of Artificial Intelligence, Tioga. Publishing Co. 1980. Google Scholar
Digital Library
- 7 N.Ito, et al., "Data-flow Based Execution Mechanisms of Parallel and Concurrent Prolog." New Generation Computing, 3, pp.15-41, 1985.Google Scholar
Digital Library
- 8 K. Murakami, et al., "Research on Parallel Machine Architecture for Fifth-Generation Computer Systems," Computer, 18, 6, June 1985, pp. 76-92.Google Scholar
Digital Library
- 9 N. Woo. "Incorporatin the Hardware Unification Unit to Prolog Machines," being prepared.Google Scholar
- 10 G. Sabbatel, et al., "Unification for a Prolog Data Base Machine," Proc. of the 2nd International Logic Programming Conference, pp.207-217, July 1984.Google Scholar
Index Terms
The architecture of the hardware unification unit and an implementation
Recommendations
The architecture of the hardware unification unit and an implementation
MICRO 18: Proceedings of the 18th annual workshop on MicroprogrammingThis paper describes the architecture and the current implementation of the hardware unification unit (HUU). The HUU performs the literal unification operation in Prolog processing. It is designed as a coprocessor to a host system that handles other ...
Hardware-Accelerated Cross-Architecture Full-System Virtualization
Hardware virtualization solutions provide users with benefits ranging from application isolation through server consolidation to improved disaster recovery and faster server provisioning. While hardware assistance for virtualization is supported by all ...






Comments