Abstract
HPS (High Performance Substrate) is a new microarchitecture targeted for implementing very high performance computing engines. Our model of execution is a restriction on fine granularity data flow. This paper introduces the model, provides the rationale for its selection, and describes the data path and flow of instructions through the microengine.
- 1 Anderson, D. W., Sparacio, F. J., Tomasulo, R. M., "The IBM Systed360 Model 91: Machine Philosophy and Instruction - Handling," IBM Journal of Research and Development, Vol. 11, No. 1, 1967, pp. 8-24.Google Scholar
Digital Library
- 2 Arvind and Goostelow, K. P., "A New Interpreter for Dataflow and Its Implications for Computer Architecture," Department of Information and Computer Science, University of California, Irvine, Tech. Report 72, October 1975.Google Scholar
- 3 Dennis, J. B., and Misunas, D. P., "A Preliminary Architecture for a Basic Data Flow Processor," Proceedings of the Second International Symposium on Computer Architecture, 1975, pp 126-132. Google Scholar
Digital Library
- 4 Gajski, D., Kuck, D., Lawrie, D., Sameh, A., "CEDAR -- A Large Scale Multiprocessor," Computer Architecture News, March 1983. Google Scholar
Digital Library
- 5 Keller, R. M., "Look Ahead Processors," Computing Surveys, vol. 7, no. 4, Dec. 1975. Google Scholar
Digital Library
- 6 Tomasulo, R. M., "An Efficient Algorithm for Exploiting Multiple Arithmetic Units," IBM Journal of Research and Development, vol. 11, 1967, pp 25 - 33. Principles and Examples, McGraw-Hill, 1982.Google Scholar
Digital Library
- 7 Patt, Y.N., Melvin, SW., Hwu, W., and Shebanow, MC., "Critical Issues Regarding HPS, a High Performance Microarchitecture, Proceedings of the 18th International Microprogramming Workshop, Asilomar, CA, December, 1985. Google Scholar
Digital Library
Index Terms
HPS, a new microarchitecture: rationale and introduction
Recommendations
HPS, a new microarchitecture: rationale and introduction
MICRO 18: Proceedings of the 18th annual workshop on MicroprogrammingHPS (High Performance Substrate) is a new microarchitecture targeted for implementing very high performance computing engines. Our model of execution is a restriction on fine granularity data flow. This paper introduces the model, provides the rationale ...
Microarchitecture of HaL's CPU
COMPCON '95: Proceedings of the 40th IEEE Computer Society International ConferenceThe HaL PM1 CPU is the first implementation of the 64-bit SPARC Version 9 instruction set architecture. The processor utilizes superscalar instruction issue, register renaming, and a dataflow model of execution. Instructions can complete out-of-order ...
Microarchitecture of the Godson-2 processor
The Godson project is the first attempt to design high performance general-purpose microprocessors in China. This paper introduces the microarchitecture of the Godson-2 processor which is a 64-bit, 4-issue, out-of-order execution RISC processor that ...






Comments