Abstract
The paper reports on the control store cost minimization using an approach related to the bit reduction method. A methodology is presented for finding the microinstruction format which provides a minimum joint cost of the control store and microinstruction decoder circuitry for a given set of microprograms. The optimization criterion measures the area taken by the control store and decoders in a large scale integrated circuit. The methodology is based on the concepts of codable microoperation classes and microoperation class distributivity introduced in the paper. The codable classes are those that provide the length reduction of the microinstruction field used for binary encoding microoperation combinations, compared to the single bit/microoperation encoding method. Microoperation class properties and basic types of fields assignments in microinstruction word formats for codable class approach are also discussed.
- 1 Agerwala, T., "Microprogram Optimization: A Survey., IEEE Tr. on EC, Oct. 1976, pp. 962 - 974.Google Scholar
- 2 Schwartz, S.J., "An Algorithm for Minimizing Read-Only Memories for Machine Control", IEEE 10th Ann. Symp. on Switching and Automata Theory, 1968, pp. 28 - 33.Google Scholar
- 3 Grasselli, A., Montanari, U., .On the Minimization of Read- Only Memories in Microprogrammed Digital Computers., lEEE Tr. on EC., vol. C-19, Nov. 1970, pp. 1111-1114.Google Scholar
- 4 Kravtzov, L., Tcbernicki, G., .Microprogrammed Control Unit Design" (in Russian), Leningrad 1976, pp.152.Google Scholar
- 5 Das, S.R. et. al., "On Control Memory Minimization in Microprogrammed Digital Computers", IEEE Tr. on EC., vol. C-22, Sept. 1973, pp. 845 - 848.Google Scholar
- 6 Jayasri, T., Basu, D., .An Approach to Organizing Microinstructions which Minimize the Width of Control Store Words", IEEE Tr. on EC., May 1976, pp. 514 - 522.Google Scholar
Digital Library
- 7 Montangero, C., .An Approach to the Optimal Specification of Read-Only Memories in Microprogrammed Digital Computers", IEEE Tr. on EC,. April 1974, pp. 375 - 389.Google Scholar
- 8 Tudruj, MS., "Microoperation m - Compatibility Classes and their Usage in the Read-Only Control Store Minimization", CC PAS Reports, N.248, 1976.Google Scholar
- 9 Tudruj, M.S., "Some Problems of the Control Store Minimization in Microprogrammed Control Units of Computers" (in Polish), Ph.D. Thesis, Institut of Computer Science, Polish Academy of Sciences, Warsaw, 1979.Google Scholar
- 10 Halatsis, C., Gaitanis, N., "On the Minimization of the Control Store in Microprogrammed Computers", IEEE Tr. on Comp., vol. C-27, N. 12, Dee. 1978, pp. 1189 - 1978.Google Scholar
- 11 Baer, J.L., Koyama, B., "On the Minimization of the Width of the Control Memory of Microprogrammed Processors., IEEE Tr. on Comp., vol. 28, N. 4, April 1979, pp.310 - 316.Google Scholar
Digital Library
- 12 Guttag, K.M., "Compressing Control ROM for VLSI Microprogrammed Microprocessors., MICRO-13 Workshop, Proceedings, November/December 1980, pp.115 - 121. Google Scholar
Digital Library
- 13 Andrews, M., "Principles of Firmware Engineering in Microprogram Control", Comp. SC. Press, 1980, pp.122 - 164. Google Scholar
Digital Library
- 14 Mathialagan, A., Biswas, N,N,. "Bit Steering in the Minimization of Control Memory in Microprogrammed Digital Computers., IEEE Tr. on Comp., vol. C-30, N. 2, Feb. 1981, pp.144 - 147.Google Scholar
- 15 Landakov, D., Davidson, S., Shriver, B.D. and Mallet, P.W., "Local Microcode Compaction Techniques", ACM Computing Surveys, Vol.12, N. 3, Sept. 1980, pp. 261 - 294. Google Scholar
Digital Library
- 16 Martinez-Carhallido, J.F., Powers, V.M., "General Microprogram Width Reduction Using Generator Sets", MICRO-14 Workshop, Proceedings, Oct. 1981, pp.144 - 153. Google Scholar
Digital Library
- 17 Papacbriatou, CA., Reuter, J.M., "Microassembly and Area Reduction Techniques for PLA Microcode", MICRO - 17 Workshop, Proceedings, Oct. 1984, pp.86 - 94. Google Scholar
Digital Library
Index Terms
A customized control store design in microprogrammed control units
Recommendations
A customized control store design in microprogrammed control units
MICRO 18: Proceedings of the 18th annual workshop on MicroprogrammingThe paper reports on the control store cost minimization using an approach related to the bit reduction method. A methodology is presented for finding the microinstruction format which provides a minimum joint cost of the control store and ...
Pipelined microprogrammed control of a real-time signal processor
MICRO 6: Conference record of the 6th annual workshop on MicroprogrammingThe design of a pipelined microprogrammed controller for a real-time signal processor is described. The signal processor has an arithmetic functional unit with four multipliers and four adders, eight general-purpose registers, 16 index registers, a ...
An EPIC Processor with Pending Functional Units
ISHPC '02: Proceedings of the 4th International Symposium on High Performance ComputingThe Itanium processor, an implementation of an Explicitly Parallel Instruction Computing (EPIC) architecture, is an in-order processor that fetches, executes, and forwards results to functional units in-order. The architecture relies heavily on the ...






Comments