skip to main content
article
Free Access

Run-time generation of HPS microinstructions from a VAX instruction stream

Authors Info & Claims
Published:01 December 1986Publication History
Skip Abstract Section

Abstract

The VAX architecture is a popular ISP architecture that has been implemented in several different technologies targeted to a wide range of performance specifications. However, it has been argued that the VAX has specific characteristics which preclude a very high performance implementation. We have developed a microarchitecture (HPS) which is specifically intended for implementing very high performance computing engines. Our model of execution is a restriction on fine granularity data flow. In this paper, we concentrate on one particular aspect of an HPS implementation of the VAX architecture: the generation of HPS microinstructions (i.e. data flow nodes) from a VAX instruction stream.

References

  1. 1 Anderson, D. W., Sparacio, F. J., Tomasulo, R. M., "The IBM System/360 Model 91: Machine Philosophy and Instruction-Handling," IBM Journal of Research and Development, vol. 11, January, 1967, pp. 8-24.Google ScholarGoogle ScholarDigital LibraryDigital Library
  2. 2 Patt, Yale N., Hwu, Wen-mei, and Shebanow, Michael C., "HPS, a New Microarchitecture: Rationale and Introduction," The 18th International Microprogramming Workshop, Asilomar, CA, December 1985. Google ScholarGoogle ScholarDigital LibraryDigital Library
  3. 3 Patt, Yale N., Melvin, Stephen W., Hwu, Wen-mei, Shebanow, Michael C., "Critical Issues Regarding HPS, A High Performance Microarchitecture," The 18th International Microprogramming Workshop, Asilomar, CA, December 1985. Google ScholarGoogle ScholarDigital LibraryDigital Library
  4. 4 Tomasulo, R. M., "An Efficient Algorithm for Exploiting Multiple Arithmetic Units," IBM Journal of Research and Development, vol. 11, January, 1967, pp. 25-33.Google ScholarGoogle ScholarDigital LibraryDigital Library
  5. 5 VAX Architecture Handbook, Digital Equipment Corporation, 1981.Google ScholarGoogle Scholar

Index Terms

  1. Run-time generation of HPS microinstructions from a VAX instruction stream

              Recommendations

              Comments

              Login options

              Check if you have access through your login credentials or your institution to get full access on this article.

              Sign in

              Full Access

              • Published in

                cover image ACM SIGMICRO Newsletter
                ACM SIGMICRO Newsletter  Volume 17, Issue 4
                Dec. 1986
                163 pages
                ISSN:1050-916X
                DOI:10.1145/19530
                Issue’s Table of Contents
                • cover image ACM Conferences
                  MICRO 19: Proceedings of the 19th annual workshop on Microprogramming
                  December 1986
                  179 pages
                  ISBN:081860736X
                  DOI:10.1145/19551

                Copyright © 1986 Authors

                Publisher

                Association for Computing Machinery

                New York, NY, United States

                Publication History

                • Published: 1 December 1986

                Check for updates

                Qualifiers

                • article

              PDF Format

              View or Download as a PDF file.

              PDF

              eReader

              View online with eReader.

              eReader
              About Cookies On This Site

              We use cookies to ensure that we give you the best experience on our website.

              Learn more

              Got it!