Abstract
By adjusting the design of the ISA and enabling circuit timing-sensitive optimizations in a compiler, we can more effectively exploit timing speculation. While there has been growing interest in systems that leverage circuit-level timing speculation to improve the performance and power-efficiency of processors, most of the innovation has been at the microarchitectural level. We make the observation that some code sequences place greater demand on circuit timing deadlines than others. Furthermore, by selectively replacing these codes with instruction sequences which are semantically equivalent but reduce activity on timing critical circuit paths, we can trigger fewer timing errors and hence reduce recovery costs.
- T. Austin, V. Bertacco, D. Blaauw, and T. Mudge. Opportunities and challenges for better than worst-case design. In Proceedings of the 2005 Asia and South Pacific Design Automation Conference, page 7. ACM, 2005. Google Scholar
Digital Library
- D. Bailey, E. Barszcz, J. Barton, D. Browning, R. Carter, L. Dagum, R. Fatoohi, P. Frederickson, T. Lasinski, R. Schreiber, et al. The NAS parallel benchmarks. International Journal of High Performance Computing Applications, 5 (3): 63, 1991.Google Scholar
Digital Library
- N. L. Binkert, R. G. Dreslinski, L. R. Hsu, K. T. Lim, A. G. Saidi, and S. K. Reinhardt. The m5 simulator: Modeling networked systems. IEEE Micro, 26: 52--60, 2006. ISSN 0272-1732. http://doi.ieeecomputersociety.org/10.1109/MM.2006.82. Google Scholar
Digital Library
- S. Borkar et al. Parameter variations and impact on circuits and microarchitecture. In Proceedings of the 40th Design Automation Conference (DAC-40), 2003. Google Scholar
Digital Library
- K. Constantinides, O. Mutlu, T. Austin, and V. Bertacco. Software-based online detection of hardware defects mechanisms, architectural support, and evaluation. In Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, pages 97--108. IEEE Computer Society, 2007. Google Scholar
Digital Library
- D. Ernst et al. Razor: A low-power pipeline based on circuit-level timing speculation. In The 36th International Symposium on Microarchitecture (MICRO-36), November 2003. Google Scholar
Digital Library
- M. Flatt and PLT. Reference: Racket. http://www.racket-lang.org/tr1/.Google Scholar
- B. Greskamp and J. Torrellas. Paceline: Improving single-thread performance in nanoscale cmps through core overclocking. In Proceedings of the 16th International Conference on Parallel Architecture and Compilation Techniques, PACT '07, pages 213--224, Washington, DC, USA, 2007. IEEE Computer Society. ISBN 0-7695-2944-5. http://dx.doi.org/10.1109/PACT.2007.52. URL http://dx.doi.org/10.1109/PACT.2007.52. Google Scholar
Digital Library
- B. Greskamp, L. Wan, U. Karpuzcu, J. Cook, J. Torrellas, D. Chen, and C. Zilles. BlueShift: Designing Processors for Timing Speculation from the Ground Up. In IEEE 15th International Symposium on High Performance Computer Architecture, 2009. HPCA 2009, pages 213--224, 2009.Google Scholar
Cross Ref
- M. Gupta, K. Rangan, M. Smith, G. Wei, and D. Brooks. Towards a software approach to mitigate voltage emergencies. In Proceedings of the 2007 international symposium on Low power electronics and design, page 128. ACM, 2007. Google Scholar
Digital Library
- M. Gupta, J. Rivers, P. Bose, G. Wei, and D. Brooks. Tribeca: design for PVT variations with local recovery and fine-grained adaptation. In Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, pages 435--446. ACM, 2009. Google Scholar
Digital Library
- M. Guthaus, J. Ringenberg, D. Ernst, T. Austin, T. Mudge, and R. Brown. MiBench: A free, commercially representative embedded benchmark suite. In IEEE 4th annual Workshop on Workload Characterization, 2001. Google Scholar
Digital Library
- K. Hazelwood and D. Brooks. Eliminating voltage emergencies via microarchitectural voltage control feedback and dynamic optimization. In Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED), August 2004. Google Scholar
Digital Library
- M. Hill and M. Marty. Amdahl's law in the multicore era. Computer, 41 (7): 33--38, 2008. Google Scholar
Digital Library
- R. Joseph. Exploring salvage techniques for multi-core architectures. In Workshop on High Performance Computing Reliability Issues (HPCRI) 2005. Citeseer, 2005.Google Scholar
- R. Joseph, D. Brooks, and M. Martonosi. Control techniques to eliminate voltage emergencies in high performance processors. In Proceedings of the 9th International Symposium on High Performance Computer Architecture (HPCA-9), February 2003. Google Scholar
Digital Library
- A. Kahng, S. Kang, R. Kumar, and J. Sartori. Designing a Processor From the Ground Up to Allow Voltage/Reliability Tradeoffs. In IEEE 16th International Symposium on High Performance Computer Architecture, 2010. HPCA 2010, 2010.Google Scholar
Cross Ref
- T. Liu and S.-L. Lu. Performance improvement with circuit-level speculation. In Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, MICRO 33, pages 348--355, New York, NY, USA, 2000. ACM. ISBN 1-58113-196-8. http://doi.acm.org/10.1145/360128.360166. URL http://doi.acm.org/10.1145/360128.360166. Google Scholar
Digital Library
- A. Meixner and D. Sorin. Detouring: Translating software to circumvent hard faults in simple cores. In IEEE International Conference on Dependable Systems and Networks With FTCS and DCC, 2008. DSN 2008, pages 80--89, 2008.Google Scholar
Cross Ref
- S. Ozdemir, D. Sinha, G. Memik, J. Adams, and H. Zhou. Yield-aware cache architectures. In roceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO-39), December 2006. Google Scholar
Digital Library
- M. Powell, A. Biswas, S. Gupta, and S. Mukherjee. Architectural core salvaging in a multi-core processor for hard-error tolerance. In Proceedings of the 36th annual international symposium on Computer architecture, pages 93--104. ACM, 2009. Google Scholar
Digital Library
- B. Romanescu and D. Sorin. Core cannibalization architecture: improving lifetime chip performance for multicore processors in the presence of hard faults. In Proceedings of the 17th international conference on Parallel architectures and compilation techniques, pages 43--51. ACM, 2008. Google Scholar
Digital Library
- S. Sarangi, B. Greskamp, A. Tiwari, and J. Torrellas. EVAL: Utilizing processors with variation-induced timing errors. In Proceedings of the 2008 41st IEEE/ACM International Symposium on Microarchitecture-Volume, 2008. Google Scholar
Digital Library
- E. Schuchman and T. N. Vijaykumar. Rescue: A microarchitecture for testability and defect tolerance. In Proceedings of the 32nd Annual International Symposium on Computer Architecture (ISCA-32), June 2005. Google Scholar
Digital Library
- J. Stine, I. Castellanos, M. Wood, J. Henson, F. Love, W. Davis, P. Franzon, M. Bucher, S. Basavarajaiah, J. Oh, et al. Freepdk: An open-source variation-aware design kit. 2007.Google Scholar
- C. Wilkerson, H. Gao, A. R. Alameldeen, Z. Chishti, M. Khellah, and S.-L. Lu. Trading off cache capacity for reliability to enable low voltage operation. In Proceedings of the 35th Annual International Symposium on Computer Architecture, ISCA '08, pages 203--214, Washington, DC, USA, 2008. IEEE Computer Society. ISBN 978-0-7695-3174-8. http://dx.doi.org/10.1109/ISCA.2008.22. URL http://dx.doi.org/10.1109/ISCA.2008.22. Google Scholar
Digital Library
- V. J. Reddi, S. Campanoni, M. S. Gupta, K. Hazelwood, M. D. Smith, G.-Y. Wei, and D. Brooks. Eliminating Voltage Emergencies via Software-Guided Code Transformations. Transactions on Architecture and Code Optimization (TACO), 7(2), 2010. Google Scholar
Digital Library
- S. Sastry Hari, M. Li, P. Ramachandran, B. Choi, and S. Adve. mSWAT: low-cost hardware fault detection and diagnosis for multicore systems. In Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, pages 122--132. ACM, 2009. Google Scholar
Digital Library
Index Terms
Exploring circuit timing-aware language and compilation
Recommendations
Exploring circuit timing-aware language and compilation
ASPLOS XVI: Proceedings of the sixteenth international conference on Architectural support for programming languages and operating systemsBy adjusting the design of the ISA and enabling circuit timing-sensitive optimizations in a compiler, we can more effectively exploit timing speculation. While there has been growing interest in systems that leverage circuit-level timing speculation to ...
Exploring circuit timing-aware language and compilation
ASPLOS '11By adjusting the design of the ISA and enabling circuit timing-sensitive optimizations in a compiler, we can more effectively exploit timing speculation. While there has been growing interest in systems that leverage circuit-level timing speculation to ...
Clairvoyance: look-ahead compile-time scheduling
CGO '17: Proceedings of the 2017 International Symposium on Code Generation and OptimizationTo enhance the performance of memory-bound applications, hardware designs have been developed to hide memory latency, such as the out-of-order (OoO) execution engine, at the price of increased energy consumption. Contemporary processor cores span a ...







Comments