Abstract
A key issue in the design of next-generation Internet routers and switches will be provision of Traffic Manager (TM) functionality in the datapaths of their high-speed switching fabrics. A new architecture that allows dynamic deployment of different TM functions is presented. By considering the processing requirements of operations such as policing and congestion, queuing, shaping, and scheduling, a solution has been derived that is scalable with a consistent programmable interface. Programmability is achieved using a function computation unit which determines the action (e.g., drop, queue, remark, forward) based on the packet attribute information and a memory storage part. Results of a Xilinx Virtex-5 FPGA reference design are presented.
- Altera. 2006. Enabling quality of service with customizable traffic managers. White paper. http://www.altera.com/literature/wp/wp_traffic_manager.pdf.Google Scholar
- Blake, S., Black, D., Davies, E., Wang, Z. and Weiss, W. 1998. An architecture for differentiated service. http://www.rfc-editor.org. Google Scholar
Digital Library
- Broadcom. 2008. QE-2000 product brief. http://www.broadcom.com/collateral/pb/Sandburst_Switch_Fabric-PB01-R.pdf.Google Scholar
- Caida. 2009. OC48 traces 2002-2003. https://data.caida.org/datasets/oc48/oc48-original/.Google Scholar
- Chiussi, F. M., Brizio, A., Francini, A., Grant, K., Kazi, K., Khotimsky, D., Krishnan, S., Sheng S., Syed, M. and Wasilewski, T. 2001. A family of ASIC devices for next generation distributed packet switches with QoS support for IP and ATM. In Proceedings of Hot Interconnects 9 Conference. 145--149. Google Scholar
Digital Library
- Cisco-MPLS. 2005. Layer 3 MPLS VPN enterprise consumer guide. White paper. http://www.cisco.com.Google Scholar
- Fereydouni-Forouzandeh, F. and Otmane Ait, M. 2004. An FPGA implementation of a modified version of RED algorithm. In Proceedings of IEEE International Conference on Field Programmable Technology. 425--428.Google Scholar
- Floyd, S. and Jacobson, V. 1993. Random early detection gateways for congestion avoidance. IEEE/ACM Trans. Netw. 1, 4, 397--413. Google Scholar
Digital Library
- Hassanein, H. S., Chen, H., and Mouftah, H. T. 2002. Providing packet-loss guarantees in DiffServ architectures. In Proceedings of 21st IEEE Conference on Performance, Computing and Communications. 51--158. Google Scholar
Digital Library
- IDT. 2005. 89TTM552 traffic manager data sheet. http://www.idt.com/?genID=89TTM553&source=products_genericPart_89TTM553.Google Scholar
- Khan, A., Patel, K., Aurora, A., Raza, A., Parruck, B., Bagchi, A., Ghosh, A., Litinsky, B., Hong, E., Zhao, E., Ngo, J., Ko, K., Singh, L., Arnaudov, P., Wu, P., Ramakrishnan, R., Zecharia, R., Channabasappa, S., Kumar, S., Wattal, S., Wang, T., Joshi, U., Golan, Z., Zunning L., Le, D.-N., Ahmed, I., Chiu, F., Chow, K. Y., Furuzono, H., Ge, D., Min Li, Mueller, M., Nguyen, S., Nguyen, T., Saito, J., Shen, J., Todesco, A., Tsou, A., Demin Wang, Yang, S., Yu, J. and Xia Z. 2003. Design and development of the first single-chip full-duplex OC48 traffic manager and ATM SAR SoC. In Proceedings of the IEEE Conference on Custom Integrated Circuits. 35--38.Google Scholar
- Krishnamurthy, R., Yalamanchili, S., Schwan, K. and West, R. 2004. ShareStreams: A scalable architecture and hardware support for high-speed QoS packet schedulers. In Proceedings of IEEE Symposium on FPGA Custom Computing Machines. 115--124. Google Scholar
Digital Library
- NP-3. 2007. NP-3 30-gigabit npu with integrated traffic management. Product brief. http://www.ezchip.com/Images/pdf/NP-3_Short_Brief_online.pdf.Google Scholar
- Rosen, E., Viswanathan, A. and Callon, R. 2001. Multiprotocol label switching architecture. RFC 3031. http://www.rfc-editor.org/. Google Scholar
Digital Library
- Stanley, S. 2002. Traffic manager chips. http://www.lightreading.com.Google Scholar
- Tpack. 2008. TPX3103 52 Gbps carrier packet engine carrier ethernet switch solutions. http://www.tpack.com/fileadmin/user_upload/Product_Briefs/TPX3103_v1_web.pdf.Google Scholar
- Xilinx. 2006. Traffic management in xilinx fpgas. White paper WP244 (v1.0). http://www.xilinx.com.Google Scholar
Index Terms
A Scalable and Programmable Modular Traffic Manager Architecture
Recommendations
Reprogrammable network packet processing on the field programmable port extender (FPX)
FPGA '01: Proceedings of the 2001 ACM/SIGDA ninth international symposium on Field programmable gate arraysA prototype platform has been developed that allows processing of packets at the edge of a multi-gigabit-per-second network switch. This system, the Field Programmable Port Extender (FPX), enables packet processing functions to be implemented as modular ...
An on-demand queue management architecture for a programmable traffic manager
A queue manager (QM) is a core traffic management (TM) function used to provide per-flow queuing in access and metro networks; however current designs have limited scalability. An on-demand QM (OD-QM) which is part of a new modular field-programmable ...
Fully hardware based WFQ architecture for high-speed QoS packet scheduling
A full hardware implementation of a Weighted Fair Queuing (WFQ) packet scheduler is proposed. The circuit architecture presented has been implemented using Altera Stratix II FPGA technology, utilizing Reduced Latency DRAM (RLDRAM) II and Quad Data Rate (...






Comments