Abstract
The Flash Translation Layer (FTL) in Solid-State Disks (SSDs) maps logical addresses to physical addresses for disk drive virtualization. In order to reduce garbage collection overhead, we propose full associative striped block-level mapping. In addition, an adaptive merge is proposed to avoid excessive data block reconstructions during garbage collection. With these mechanisms, the write latency is improved up to 78% in comparison with the previous multichannel hybrid FTLs in a sample PC trace. The performance improvements stem from 52% reduced garbage collection.
- Agrawal, N., Prabhakaran, V., Wobber, T., Davis, J. D., Manasse, M., and Panigrahy, R. 2008. Design tradeoffs for ssd performance. In Proceedings of the USENIX Annual Technical Conference (ATC'08). USENIX, Berkeley, CA, 57--70. Google Scholar
Digital Library
- Caulfield, A. M., Grupp, L. M., and Swanson, S. 2009. Gordon: using flash memory to build fast, power-efficient clusters for data-intensive applications. In Proceedings of the 14th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS'09). ACM, New York, 217--228. Google Scholar
Digital Library
- Chang, L.-P. and Kuo, T.-W. 2002. An adaptive striping architecture for flash memory storage systems of embedded systems. In Proceedings of the 8th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS'02). IEEE Computer Society, Los Alamitos, CA, 187. Google Scholar
Digital Library
- Electronics, S. 2006. K9xxg08uxa, 1g x 8 bit /2g x 8 bit nand flash memory, nand datasheet.Google Scholar
- Electronics, S. 2007. K9f8g08uxm, 1g x 8 bit /2g x 8 bit nand flash memory, nand datasheet.Google Scholar
- Gupta, A., Kim, Y., and Urgaonkar, B. 2009. Dftl: A flash translation layer employing demand-based selective caching of page-level address mappings. In Proceedings of the 14th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS'09). ACM, New York, 229--240. Google Scholar
Digital Library
- Jung, D., Kang, J.-U., Jo, H., Kim, J.-S., and Lee, J. 2010. Superblock ftl: A superblock-based flash translation layer with a hybrid address translation scheme. ACM Trans. Embed. Comput. Syst. 9, 4, 1--41. Google Scholar
Digital Library
- Kang, J.-U., Kim, J.-S., Park, C., Park, H., and Lee, J. 2007. A multi-channel architecture for high-performance nand flash-based storage system. J. Syst. Archit. 53, 9, 644--658. Google Scholar
Digital Library
- Kang, S., Park, S., Jung, H., Shim, H., and Cha, J. 2009. Performance trade-offs in using nvram write buffer for flash memory-based storage devices. IEEE Trans. Comput. 58, 6, 744--758. Google Scholar
Digital Library
- Kim, J., Kim, J. M., Noh, S. H., Min, S. L., and Cho, Y. 2002. A spaceefficient flash translation layer for compactflash systems. IEEE Trans. Consum. Electron. 48, 366--375. Google Scholar
Digital Library
- Kim, J. H., Jung, S. H., and Ho, S. Y. 2008. Cost and performance analysis of nand mapping algorithms in shared-bus multi-chip configuration. In Proceedings of the International Workshop on Software Support for Portable Storage.Google Scholar
- Lee, S., Shin, D., Kim, Y.-J., and Kim, J. 2008a. Last: locality-aware sector translation for nand flash memory-based storage systems. SIGOPS Oper. Syst. Rev. 42, 6, 36--42. Google Scholar
Digital Library
- Lee, S.-W., Park, D.-J., Chung, T.-S., Lee, D.-H., Park, S., and Song, H.-J. 2007. A log buffer-based flash translation layer using fully-associative sector translation. ACM Trans. Embed. Comput. Syst. 6, 3, 18. Google Scholar
Digital Library
- Lee, Y.-G., Jung, D., Kang, D., and Kim, J. S. 2008b. μ-ftl: A memory-efficient flash translation layer supporting multiple mapping granularities. In Proceedings of the 8th ACM International Conference on Embedded Software (EMSOFT'08). ACM, New York, 21--30. Google Scholar
Digital Library
- Park, C., Cheon, W., Kang, J., Roh, K., Cho, W., and Kim, J.-S. 2008. A reconfigurable ftl (flash translation layer) architecture for nand flash-based applications. ACM Trans. Embed. Comput. Syst. 7, 4, 1--23. Google Scholar
Digital Library
- Park, J., Park, G.-H., Weems, C., and Kim, S. 2009. Sub-grouped superblock management for high-performance flash storages. IEICE Electron. Express 6, 6, 297--303.Google Scholar
Cross Ref
- Shin, J.-Y., Xia, Z.-L., Xu, N.-Y., Gao, R., Cai, X.-F., Maeng, S., and Hsu, F.-H. 2009. Ftl design exploration in reconfigurable high-performance ssd for server applications. In Proceedings of the 23rd International Conference on Supercomputing (ICS'09). ACM, New York, 338--349. Google Scholar
Digital Library
- Wood, T. 2011. Oltp trace from umass trace repository. http://traces.cs.umass.edu/index.php/Storage/Storage.Google Scholar
Index Terms
A hybrid flash translation layer with adaptive merge for SSDs
Recommendations
An Efficient NAND Flash File System for Flash Memory Storage
In this paper, we present an efficient flash file system for flash memory storage. Flash memory, especially NAND flash memory, has become a major method for data storage. Currently, a block level translation interface is required between an existing ...
Exploiting Sequential and Temporal Localities to Improve Performance of NAND Flash-Based SSDs
NAND flash-based Solid-State Drives (SSDs) are becoming a viable alternative as a secondary storage solution for many computing systems. Since the physical characteristics of NAND flash memory are different from conventional Hard-Disk Drives (HDDs), ...
Improving flash translation layer performance by supporting large superblocks
A Flash Translation Layer (FTL) provides a block device interface on top of flash memory to support existing disk based file systems. Due to the erase-before-write feature of flash memory, an FTL usually performs out-ofplace updates and uses a garbage ...






Comments