skip to main content
research-article

Application-specific signatures for transactional memory in soft processors

Published:22 August 2011Publication History
Skip Abstract Section

Abstract

As reconfigurable computing hardware and in particular FPGA-based systems-on-chip comprise an increasing number of processor and accelerator cores, supporting sharing and synchronization in a way that is scalable and easy to program becomes a challenge. Transactional Memory (TM) is a potential solution to this problem, and an FPGA-based system provides the opportunity to support TM in hardware (HTM). Although there are many proposed approaches to HTM support for ASICs, these do not necessarily map well to FPGAs. In particular in this work we demonstrate that while signature-based conflict detection schemes (essentially bit-vectors) should intuitively be a good match to the bit parallelism of FPGAs, previous approaches result in unacceptable multicycle stalls, operating frequencies, or false-conflict rates. Capitalizing on the reconfigurable nature of FPGA-based systems, we propose an application-specific signature mechanism for HTM conflict detection. Our evaluation uses real and projected FPGA-based soft multiprocessor systems that support HTM and implement threaded, shared-memory network packet processing applications. We find that our application-specific approach: (i) maintains a reasonable operating frequency of 125 MHz, (ii) achieves a 9% to 71% increase in packet throughput relative to signatures with bit selection on a 2-thread architecture, and (iii) allows our HTM to achieve 6%, 54%, and 57% increases in packet throughput on an 8-thread architecture versus a baseline lock-based synchronization for three of four packet processing applications studied, due to reduced false synchronization.

References

  1. Bloom, B. H. 1970. Space/Time trade-offs in hash coding with allowable errors. Comm. ACM 13, 7, 422--426. Google ScholarGoogle ScholarDigital LibraryDigital Library
  2. Carter, J. L. and Wegman, M. N. 1979. Universal classes of hash functions. J. Comput. Syst. Sci. 18, 2, 143--154.Google ScholarGoogle ScholarDigital LibraryDigital Library
  3. Ceze, L., Tuck, J., Torrellas, J., and Cascaval, C. 2006. Bulk disambiguation of speculative threads in multiprocessors. In Proceedings of the Annual International Symposium on Computer Architecture (ISCA'06). 227--238. Google ScholarGoogle ScholarDigital LibraryDigital Library
  4. Grinberg, S. and Weiss, S. 2006. Investigation of transactional memory using FPGAs. In Proceedings of the IEEE Convention of Electrical and Electronics Engineers in Israel (EEEI'06). 119--122.Google ScholarGoogle Scholar
  5. Kachris, C. and Kulkarni, C. 2007. Configurable transactional memory. In Proceedings of the Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'07). IEEE Computer Society, 65--72. Google ScholarGoogle ScholarDigital LibraryDigital Library
  6. Khuller, S., Moss, A., and Naor, J. S. 1999. The budgeted maximum coverage problem. Inf. Process. Lett. 70, 1, 39--45. Google ScholarGoogle ScholarDigital LibraryDigital Library
  7. Labrecque, M., Jeffrey, M., and Steffan, J. G. 2010. Application-Specific signatures for transactional memory in soft processors. In Proceedings of the International Workshop on Applied Reconfigurable Compuring (ARC'10). Google ScholarGoogle ScholarDigital LibraryDigital Library
  8. Labrecque, M. and Steffan, J. G. 2009. Fast critical sections via thread scheduling for FPGA-based multithreaded processors. In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL'09).Google ScholarGoogle Scholar
  9. Labrecque, M. and Steffan, J. G. 2010. The case for hardware transactional memory in software packet processing. In Proceedings of the ACM/IEEE Symposium on Architecture for Networking and Communications Systems (ANCS'10). Google ScholarGoogle ScholarDigital LibraryDigital Library
  10. Labrecque, M., Yiannacouras, P., and Steffan, J. G. 2008. Scaling soft processor systems. In Proceedings of the Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'08). Google ScholarGoogle ScholarDigital LibraryDigital Library
  11. Lockwood, J. W., McKeown, N., Watson, G., Gibb, G., Hartke, P., Naous, J., Raghuraman, R., and Luo, J. 2007. NetFPGA—An open platform for gigabit-rate network switching and routing. In Proceedings of the IEEE International Conference on Microelectronic Systems Education (MSE'07). Google ScholarGoogle ScholarDigital LibraryDigital Library
  12. Minh, C. C., Chung, J., Kozyrakis, C., and Olukotun, K. 2008. STAMP: Stanford transactional applications for multi-processing. In Proceedings of the IEEE International Symposium on Workload Characterization (IISWC'08).Google ScholarGoogle Scholar
  13. Otoo, E. J. and Effah, S. 1995. Red-Black trie hashing. Tech. rep. TR-95-03, Carleton.Google ScholarGoogle Scholar
  14. Quislant, R., Gutierrez, E., and Plata, O. 2009. Improving signatures by locality exploitation for transactional memory. In Proceedings of the International Conference on Parallel Computing Technologies (PaCT'09). 303--312. Google ScholarGoogle ScholarDigital LibraryDigital Library
  15. Sanchez, D., Yen, L., Hill, M. D., and Sankaralingam, K. 2007. Implementing signatures for transactional memory. In Proceedings of the Annual ACM/IEEE International Symposium on Microarchitecture (MICRO'07). 123--133. Google ScholarGoogle ScholarDigital LibraryDigital Library
  16. Teodorescu, R. and Torrellas, J. 2005. Prototyping architectural support for program rollback using FPGAs. In Proceedings of the Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'05). 23--32. Google ScholarGoogle ScholarDigital LibraryDigital Library
  17. Wee, S., Casper, J., Njoroge, N., Tesylar, Y., Ge, D., Kozyrakis, C., and Olukotun, K. 2007. A practical FPGA-based framework for novel CMP research. In Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA'07). Google ScholarGoogle ScholarDigital LibraryDigital Library
  18. Yen, L., Bobba, J., Marty, M. R., Moore, K. E., Volos, H., Hill, M. D., Swift, M. M., and Wood, D. A. 2007. LogTM-SE: Decoupling hardware transactional memory from caches. In Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA'07). 261--272. Google ScholarGoogle ScholarDigital LibraryDigital Library
  19. Yen, L., Draper, S., and Hill, M. 2008. Notary: Hardware techniques to enhance signatures. In Proceedings of the Annual ACM/IEEE International Symposium on Microarchitecture (MICRO'08). 234--245. Google ScholarGoogle ScholarDigital LibraryDigital Library

Index Terms

  1. Application-specific signatures for transactional memory in soft processors

        Recommendations

        Comments

        Login options

        Check if you have access through your login credentials or your institution to get full access on this article.

        Sign in

        Full Access

        • Published in

          cover image ACM Transactions on Reconfigurable Technology and Systems
          ACM Transactions on Reconfigurable Technology and Systems  Volume 4, Issue 3
          August 2011
          204 pages
          ISSN:1936-7406
          EISSN:1936-7414
          DOI:10.1145/2000832
          Issue’s Table of Contents

          Copyright © 2011 ACM

          Publisher

          Association for Computing Machinery

          New York, NY, United States

          Publication History

          • Published: 22 August 2011
          • Accepted: 1 March 2011
          • Revised: 1 January 2011
          • Received: 1 September 2010
          Published in trets Volume 4, Issue 3

          Permissions

          Request permissions about this article.

          Request Permissions

          Check for updates

          Qualifiers

          • research-article
          • Research
          • Refereed
        • Article Metrics

          • Downloads (Last 12 months)1
          • Downloads (Last 6 weeks)0

          Other Metrics

        PDF Format

        View or Download as a PDF file.

        PDF

        eReader

        View online with eReader.

        eReader
        About Cookies On This Site

        We use cookies to ensure that we give you the best experience on our website.

        Learn more

        Got it!