Abstract
Finite State Machines (FSMs) are a key element of integrated circuits. Hard-coded FSMs do not allow changes after the ASIC production. While an embedded FPGA IP core provides flexibility, it is a complex circuit, requires difficult synthesis tools, and is expensive. This article presents and evaluates a novel architecture that is specifically optimized for implementing reconfigurable finite state machines: Transition-based Reconfigurable FSM (TR-FSM). The architecture shows a considerable reduction in area, delay, and power consumption compared to FPGA architectures with a (nearly) FPGA-like reconfigurability.
- Alioto, M., Di Cataldo, G., and Palumbo, G. 2002. Optimized design of high fan-in multiplexers using tri-state buffers. IEEE Trans. Circ. Syst. I: Fundam. Theory Appl. 49, 10, 1500--1505.Google Scholar
Cross Ref
- Alioto, M. and Palumbo, G. 2007a. Design of fast large fan-in CMOS multiplexers accounting for interconnects. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS). 3255--3258.Google Scholar
- Alioto, M. and Palumbo, G. 2007b. Interconnect-Aware design of fast large fan-in CMOS multiplexers. IEEE Trans. Circ. Systems II: Express Briefs 54, 6.Google Scholar
- Bukowiec, A. 2008. Synthesis of finite state machines for programmable devices based on multi-level implementation. Ph.D. thesis, University of Zielona Gora, Poland. http://zbc.uz.zgora.pl/Content/14528/PhD-ABukowiec.pdf (retrieved 2009-11-03).Google Scholar
- Davis, S., Reynolds, C., and Zuchowski, P. 2002. IBM licenses embedded FPGA cores from xilinx for use in SoC ASICs. Tech. rep., Xilinx, Inc.Google Scholar
- Glaser, J., Damm, M., Haase, J., and Grimm, C. 2010a. A dedicated reconfigurable architecture for finite state machines. In Proceedings of the 6th International Symposium on Reconfigurable Computing: Architectures, Tools and Applications (ARC'10). Lecture Notes on Computer Science, vol. 5992, Springer, 122--133. Google Scholar
Digital Library
- Glaser, J., Haase, J., Damm, M., and Grimm, C. 2009. Investigating power-reduction for a reconfigurable sensor interface. In Proceedings of the Austrochip Conference.Google Scholar
- Glaser, J., Haase, J., Damm, M., and Grimm, C. 2010b. A novel reconfigurable architecture for wireless sensor networks. In Tagungsband zur Informationstagung Mikroelektronik 10. OVE, 284--288.Google Scholar
- Glaser, J., Haase, J., and Grimm, C. 2010c. Designing a reconfigurable architecture for ultra-low power wireless sensors. In Proceedings of the 7th IEEE, IET International Symposium on Communication Systems, Networks and Digital Signal Processing (CSNDSP). 343--347.Google Scholar
- Hartenstein, R. 2001. Coarse grain reconfigurable architecture. In Proceedings of the Conference on Asia South Pacific Design Automation. 564--570. Google Scholar
Digital Library
- Katz, R. H. 1994. Contemporary Logic Design. The Benjamin/Cummings Publishing Company, Inc. Google Scholar
Digital Library
- Liu, Z., Arslan, T., and Erdogan, A. T. 2006. An embedded low power reconfigurable fabric for finite state machine operations. In Proceedings of the International Symposium on Circuits and Systems (ISCAS). 4374--4377.Google Scholar
- Liu, Z., Arslan, T., Khawam, S., and Lindsay, I. 2005. A high performance synthesisable unsymmetricai reconfigurable fabric for heterogeneous finite state machines. In Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC). Vol. 1. 639--644. Google Scholar
Digital Library
- McElvain, K. 1993. LGSynth93 benchmark set: Version 4.0. http://www.cbl.ncsu.edu/pub/Benchmark_dirs/LGSynth93/.Google Scholar
- Milligan, G. and Vanderbauwhede, W. 2007. Implementation of finite state machines on a reconfigurable device. In Proceedings of the 2nd NASA/ESA Conference on Adaptive Hardware and Systems. 386--396. Google Scholar
Digital Library
- Rabaey, J. M., Chandrakasan, A., and Nikolic, B. 2003. Digital Integrated Circuits. Prentice Hall, Upper Saddle River, NJ. Google Scholar
Digital Library
- SiliconBlue Technologies Corporation. 2010a. DiePlus Advantage. SiliconBlue Technologies Corporation.Google Scholar
- SiliconBlue Technologies Corporation. 2010b. iCE65 Ultra Low-Power mobileFPGA Family. SiliconBlue Technologies Corporation.Google Scholar
Index Terms
TR-FSM: Transition-Based reconfigurable finite state machine
Recommendations
An evolvable hardware system in Xilinx Virtex II Pro FPGA
In this paper, a new circuit architecture for image filter evolution is proposed. The evolvable system is based on the implementation of a search algorithm in the PowerPC processor which is available in Xilinx Virtex II Pro Field Programmable Gate ...
DRAF: a low-power DRAM-based reconfigurable acceleration fabric
ISCA'16FPGAs are a popular target for application-specific accelerators because they lead to a good balance between flexibility and energy efficiency. However, FPGA lookup tables introduce significant area and power overheads, making it difficult to use FPGA ...
DRAF: a low-power DRAM-based reconfigurable acceleration fabric
ISCA '16: Proceedings of the 43rd International Symposium on Computer ArchitectureFPGAs are a popular target for application-specific accelerators because they lead to a good balance between flexibility and energy efficiency. However, FPGA lookup tables introduce significant area and power overheads, making it difficult to use FPGA ...






Comments