Abstract
This work presents a new automatic mechanism to explore the solution space between Field Programmable Gate Arrays (FPGAs) and Application-Specific Integrated Circuits (ASICs). This new solution is termed as an Application-Specific Inflexible FPGA (ASIF) [Parvez et al. 2009]. An ASIF can be considered as an FPGA with reduced flexibility, or as a reconfigurable ASIC that can implement a set of application circuits which will operate at mutually exclusive times. Execution of different application circuits can be switched by loading their respective bitstream on an ASIF. An ASIF that is reduced from a heterogeneous FPGA is termed as a heterogeneous ASIF. It is shown that a standard-cell-based heterogeneous ASIF for a set of 10 opencore application circuits is 9.6 times smaller than a single-driver mesh-based heterogeneous FPGA. The area gap between ASIC and ASIF is not too significant; however, it can be reduced by designing repeatedly used components of ASIF in full-custom. Unlike an ASIC, an ASIF is a reprogrammable device that can be used to reprogram new or modified circuits at a limited scale.
- Marquart, A., Betz, V., and Rose, J. 1999. Using cluster-based logic block and timing-driven packing to improve FPGA speed and density. In Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA'99). 37--46. Google Scholar
Digital Library
- Betz, V., Marquardt, A., and Rose, J. 1999. In Architecture and CAD for Deep-Submicron FPGAs. Google Scholar
Digital Library
- BLIF. 2011. Berkeley Logic Synthesis and Verification Group, University of California, Berkeley. http://vlsi.colorado.edu/~vis/blif.ps.Google Scholar
- Compton, K. and Hauck, S. 2007. Automatic design of area-efficient configurable ASIC cores. IEEE Trans. Comput. 56, 5, 662--672. Google Scholar
Digital Library
- eASIC. 2011. www.easic.com.Google Scholar
- HardCopy. IV. 2011. HardCopy IV ASICs, Device Handbook. http://www.altera.com/products/devices/hardcopy-asics/hardcopy-iv/literature/hciv-literature.jsp.Google Scholar
- Hutton, M., Yuan, R., Schleicher, J., Baeckler, G., Cheung, S., Chua, K., and Phoon, H. 2006. A methodology for FPGA to structured-ASIC synthesis and verification. In Proceedings of DATE 2, 64--69. Google Scholar
Digital Library
- Kuon, I. and Rose, J. 2007. Measuring the gap between FPGAs and ASICs. IEEE Trans. Comput.-Aid. Des. 26, 2, 203--215. Google Scholar
Digital Library
- Kirkpatrick, Gelatt, and Hecchi. 1983. Optimisation by simulated annealing. Sci. 220, 4598, 671--680.Google Scholar
- Lawler, E. L. and Wood, D. E. 1966. Branch-and-Bound methods: A survey. Oper. Res. 14, 699--719.Google Scholar
Digital Library
- Lemieux, G., Lee, E., Tom, M., and Yu, A. 2004. Directional and single-driver wires in FPGA interconnect. In Proceedings of the International Conference on Field Programmable Technology (ICFPT).Google Scholar
- McMurchie, L. and Ebeling, C. 1995. Pathfinder: A negotiation-based performance-driven router for FPGAs. In Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA'95). Google Scholar
Digital Library
- Parvez, H., Marrakchi, Z., and Mehrez, H. 2009. ASIF: Application specific inflexible FPGA. In Proceedings of the International Conference on Field Programmable Technology (ICFPT'09).Google Scholar
- Pistorius, J., Hutton, M., Schleicher, J., Iotov, M., Julias, E., and Tharmalignam, K. 2007. Equivalence verification of FPGA and structured ASIC implementations. In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL'07). 423--428.Google Scholar
- Sentovich, E. M. et al. 1992. Sis: A system for sequential circuit analysis. Tech. rep. UCB/ERL M92/41, University of California, Berkeley.Google Scholar
- Sherlekar, D. 2004. Design considerations for regular fabrics. In Proceedings of the International Symposium on Physical Design (ISPD). 97--102. Google Scholar
Digital Library
- Wu, K. and Tsai, Y. 2004. Structured ASIC, evolution or revolution. In Proceedings of the International Symposium on Physical Design (ISPD). 103--106. Google Scholar
Digital Library
Index Terms
Application-Specific FPGA using heterogeneous logic blocks
Recommendations
Heterogeneous-ASIF: an application specific inflexible FPGA using heterogeneous logic blocks (abstract only)
FPGA '10: Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arraysAn Application Specific Inflexible FPGA (ASIF) is an FPGA with reduced flexibility that can implement a set of application circuits which will operate at different times. Application circuits are initially placed and routed on an FPGA in such a way that ...
Exploration and optimization of a homogeneous tree-based application specific inflexible FPGA
An Application Specific Inflexible FPGA (ASIF) is a modified form of an FPGA which is designed for a predefined set of applications that operate at mutually exclusive times. An ASIF is a compromise between FPGAs and Application Specific Integrated ...
Application specific FPGA using heterogeneous logic blocks
ARC'10: Proceedings of the 6th international conference on Reconfigurable Computing: architectures, Tools and ApplicationsAn Application Specific Inflexible FPGA (ASIF) [12] is an FPGA with reduced flexibility that can implement a set of application circuits which will operate at different times. Application circuits are efficiently placed and routed on an FPGA in such a ...






Comments